HP 1GSa/s Digitizing Oscilloscope 16532A Self-Test Descriptions, Data Memory Test, Timebase Test

Page 75

HP 16532A - Service

Self-Test Descriptions

The following self-tests check the major components of the HP 16532A oscilloscope module as well as all associated circuitry. When the self-tests have all been completed with a "PASS" status, the major data and control pipelines in the HP 16532A oscilloscope module are functioning properly.

Data Memory Test

This test verifies the correct operation of the FISO (fast-in/slow-out) data memory on each board. Test patterns are written into the memory and then read and compared with known values.

Timebase Test

The pre-trigger and post-trigger delay modes are first tested by programming a predetermined time interval in the trigger counters. At the end of the time intervals, the arm, trigger, and run status bits are read and compared with known values. The coarse and fine interpolators are then checked by reading the values of the interpolator counters after a simulated acquisition. The counter values are then com- pared with a known value. Finally, the sample clock is checked by programming a sample clock frequency and then reading the status of the clock to detect when one clock period has elapsed. The clock period time interval is then compared with a known value.

A/D Test

This test verifies the correct operation of the A/D convertor on each board. A check of the trigger in Trigger Immediate mode is first made. The A/D convertors are then exercised by setting the reference voltage and channel offset such that a simulated acquisition obtains data in the extremes and middle of the quantization range of the A/D convertor. After each simulated acquisition, the data is compared with known values.

D/A Test

This test verifies the correct operation of the D/A convertor on each board. Both the offset and trigger level D/A convertors for each channel are set to a reference level and then changed. The logic trigger IC is programmed to detect the changes. The detection of a correct trigger indicates that the D/A convertor is operating normally.

Trigger Test

This test verifies the correct operation of the trigger components on each board. First, the logic trigger memory is checked by writing and then reading known patterns. The logic qualifiers, logic trigger output, and trigger holdoff are checked.

IMB Test

This test verifies the correct operation of the oscilloscope card interface to the intermodule bus.

All Tests

This will automatically execute each test, one at a time, until all tests are done.

6-9

Image 75
Contents HP 16532A Safety Symbols Safety ConsiderationsContents Service CalibrationSection Replaceable Parts List of Tables Page Table of Contents Page Safety Requirements IntroductionModule Covered by This Manual Operating Characteristics Accessories SuppliedAccessories Available SpecificationsVertical dc Gain Accuracy4 ± 1.5% of full scale HP 16532A SpecificationsRise Time2 1.4 ns Waveform Record Length 8000 pointsHP 16532A Operating Characteristics Vertical at BNCTimebase Trigger Modes TriggeringDigitizer Trigger Level RangeDisplay Modes Waveform DisplayMeasurement Aids Operating Environment Setup AidsEquipment Critical Specifications Recommended Model USE Page Table of Contents Page Preparation for Use Power RequirementsInitial Inspection Safety Requirements Module InstallationProcedure Installation ConsiderationsEndplate Overlap Bottom Sequence Packaging Tagging for ServiceOperating Environment StorageTable of Contents Page Performance Test Procedures Test RecordPerformance Test Interval DC CAL Output Test AC CAL Output Test Specification Equipment Required Critical Specification Model/Part NumberInput Resistance Page Voltage Measurement Accuracy Voltage Measurement Accuracy Test Div Offset Supply Upper Limit Lower Limit Offset Accuracy Procedure Zero-Input OffsetDiv Offset Supply Min Max DC Input OffsetBandwidth V1MHz Time Measurement Accuracy Menu Selection Setting Trigger Sensitivity RUN Repetitive Performance Test Record Paragraph No Test Results Yes No Page Table of Contents Page Calibration Protection Switch Calibration IntervalMaintaining System Integrity Calibration Instrument WarmupLocation of the PROTECT/UNPROTECT Switch Setting the PROTECT/UNPROTECT Switch to UnprotectEquipment Required for Calibration Loading the Default Calibration FactorsCalibrate Delay of the Self Cal menu as follows Self Cal Menu CalibrationsCalibrate Vert Cal of the Self Cal menu as follows Calibrate the Logic Trigger of the Self Cal menu as follows Calibrate the Time Null of the Self Cal menu as followsExt Trig Null Calibration Connections Calibrate the Ext Trig Null of the Self Cal menu as followsSealing the Mainframe Setting the PROTECT/UNPROTECT Switch to ProtectTable of Contents Page Exchange Assemblies Replaceable Parts ListAbbreviations Ordering InformationDirect Mail Order System Reference Designator and Abbreviations Parts Identification Mfr Code Mfr Part Number Reference DesignatorHP Part Qty Number DescriptionPage Table of Contents Page Attenuator Theory of Operation Introduction Safety RequirementsModule Block Diagram and The- ory of Operation Main Assembly Theory of OperationHP 16532A Oscilloscope Block Diagram Page Self-Tests Self-Test Access ProcedureLoad Test System Screen Touch the Functional Tests field Functional Tests ScreenA/D Test Run Screen Exit Test System Screen Test Self-Test DescriptionsData Memory Test Timebase TestTroubleshooting Aids TroubleshootingVerifying the System Clock Page Troubleshooting E E T Troubleshooting Sheet1 6 5 3 2 a Troubleshooting E E T Troubleshooting E E T Troubleshooting E E T Troubleshooting E E T Oscilloscope Module Removal Procedure Oscilloscope Module Removal and Replacement12. Endplate Overlap Bottom Sequence Oscilloscope Module Replacement ProcedureTrigger Cable Removal Procedure Trigger Cable Removal and ReplacementAttenuator Removal and Replacement Trigger Cable Replacement ProcedureAttenuator Removal Procedure Attenuator Replacement Procedure Warranty CertificationAssistance