Hardware Description

3.5Reset controller

The core module FPGA incorporates a reset controller which enables the core module to be reset as a standalone unit or as part of an Integrator development system. The core module can be reset from five sources:

reset button

motherboard

other core modules

Multi-ICE

software.

Figure 3-3shows the architecture of the reset controller.

nSYSRST

nMBDET

Core

Motherboard

 

and other

 

core modules

SWRST

0

Sync

BnRES_M

 

 

1

 

 

 

 

 

 

 

 

 

 

PBRST

nSRST

Reset

nDONE controlMulti-ICE

FPGA

Figure 3-3 Core module reset controller

3-8

© Copyright ARM Limited 1999. All rights reserved.

ARM DUI 0125A