Programmer’s Reference
4.3.5CM_STAT (0x10000010)The core module status register (CM_STAT) is a
31 | 8 | 7 | 0 |
Reserved |
|
| ID |
|
|
|
|
Table
|
|
| Table |
|
|
|
|
Bit | Name | Access | Function |
|
|
| |
31:8 | Reserved | Use | |
|
|
|
|
7:0 | ID | Read | Card number: |
|
|
| 0x00 = core module 0 |
0x01 = core module 1
0x02 = core module 2
0x03 = core module 3
0xFF = invalid or no motherboard attached.
© Copyright ARM Limited 1999. All rights reserved. | ARM DUI 0125A |