Switching Waveforms, Read Cycle Timing | Cypress CY7C1382D specs

CY7C1380D, CY7C1382D

CY7C1380F, CY7C1382F

Switching Waveforms

Figure 10. Read Cycle Timing [26]

CLK

ADSP

ADSC

tCYC

tCH

tCL

tADS tADH

tADS tADH

tAS tAH

ADDRESS

GW, BWE, BWx

CE

ADV

OE

Data Out (Q)

A1

tWES tWEH

tCES tCEH

tCLZ

High-Z tCO

A2

tADVS tADVH

tOEV

tOEHZ	t	OELZ
		OELZ

Q(A1)

tCO

tDOH

Q(A2)

A3

Burst continued with new base address

Deselect cycle

ADV suspends burst.

tCHZ

Q(A2 + 1)

Q(A2 + 2)

Q(A2 + 3)

Q(A2)

Q(A2 + 1)

Burst wraps around to its initial state

Single READ

BURST READ

DON’T CARE

UNDEFINED

Note

26. On this diagram, when CE is LOW: CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH: CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05543 Rev. *F

Page 23 of 34

[+] Feedback

Image 23

Cypress CY7C1382D, CY7C1380F, CY7C1380D, CY7C1382F manual Switching Waveforms, Read Cycle Timing

Contents

Description 250 MHz 200 MHz 167 MHz Unit FeaturesFunctional Description Selection Guide Logic Block Diagram CY7C1382D/CY7C1382F 3 1M x Logic Block Diagram CY7C1380D/CY7C1380F 3 512K x Pin Tqfp Pinout 3-Chip Enable Pin Configurations Ball BGA Pinout Ball Fbga Pinout 3-Chip Enable Ground for the core of the device Power supply inputs to the core of the devicePower supply for the I/O circuitry Pin Definitions Name Description TCK Jtag Pin DefinitionsTMS Functional Overview Single Write Accesses Initiated by AdspSingle Read Accesses Single Write Accesses Initiated by Adsc A1 A0 Parameter Description Test Conditions Min Sleep ModeBurst Sequences Address Operation Add. Used Truth Table Function CY7C1382D/CY7C1382F Truth Table for Read/Write 4Function CY7C1380D/CY7C1380F Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramTAP Controller Block Diagram Bypass Register TAP Instruction Set Clock TAP TimingReserved Parameter Description Min Parameter Description Test Conditions Min TAP DC Electrical Characteristics And Operating Conditions3V TAP AC Test Conditions 5V TAP AC Test Conditions Register Name Bit Size Identification Register DefinitionsScan Register Sizes Identification Codes Bit # Ball ID Ball BGA Boundary Scan Order 14 A10 B10 P10 Range Ambient Electrical Characteristics Over the Operating RangeMaximum Ratings Operating Range EIA/JESD51 CapacitanceThermal Resistance Package 5V I/O Test Load AC Test Loads and Waveforms 3V I/O Test Load Output Times Switching Characteristics Over the Operating Range 20Setup Times Read Cycle Timing Switching Waveforms Write Cycle Timing 26 Read/Write Cycle Timing 26, 28 ZZ Mode Timing 30 Ordering Information 200 167 Pin Thin Plastic Quad Flat Pack 14 x 20 x 1.4 mm Package Diagrams Ball BGA 14 x 22 x 2.4 mm Soldernotespad Type NON-SOLDER Mask Defined Nsmd Submission Orig. Description of Change Date Document History USB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions