Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C68053 manual Slave Fifo Synchronous Address, Slave Fifo Asynchronous Address

Models: CY7C68053

1 39

Download 39 pages 19.51 Kb

Page 32

Image 32

CY7C68053

9.11Slave FIFO Synchronous Address

Figure 9-11. Slave FIFO Synchronous Address Timing Diagram[17]

IFCLK

SLCS/FIFOADR [1:0]

tSFA

tFAH

Table 9-14. Slave FIFO Synchronous Address Parameters[10]

Parameter	Description	Min.	Max.	Unit
tIFCLK	Interface Clock Period	20.83	200	ns
tSFA	FIFOADR[1:0] to Clock Set-up Time	25		ns
tFAH	Clock to FIFOADR[1:0] Hold Time	10		ns

9.12Slave FIFO Asynchronous Address

Figure 9-12. Slave FIFO Asynchronous Address Timing Diagram[17]

SLCS/FIFOADR [1:0]

tSFA

SLRD/SLWR/PKTEND

tFAH

Slave FIFO Asynchronous Address Parameters[20]

Parameter	Description	Min.	Max.	Unit
tSFA	FIFOADR[1:0] to SLRD/SLWR/PKTEND Set-up Time	10		ns
tFAH	RD/WR/PKTEND to FIFOADR[1:0] Hold Time	10		ns

Document # 001-06120 Rev *F

Page 32 of 39

[+] Feedback

Page 32

Image 32

Cypress CY7C68053 manual Slave Fifo Synchronous Address, Slave Fifo Asynchronous Address

CY7C68053 specifications

The Cypress CY7C68053 is a versatile USB microcontroller known for its strong performance and rich feature set, catering to a wide range of applications requiring USB connectivity. Part of the Cypress family of USB products, this microcontroller combines the convenience of USB interfacing with powerful embedded processing capabilities.

At its core, the CY7C68053 is built on an 8051 microcontroller architecture, enabling efficient data handling and control operations. It operates at speeds of up to 48 MHz, providing ample processing power for complex applications. The device features an integrated USB 2.0 full-speed controller, which allows for high-speed data transfer rates of up to 12 Mbps. This makes it ideal for applications such as data transfer, communication devices, and real-time processing tasks.

One of the standout features of the CY7C68053 is its flexible pin configuration. It supports a variety of operating modes, including peripheral mode, host mode, and a combination of both, allowing it to cater to diverse application requirements. Additionally, the device offers a large number of GPIO pins that can be used for various control and communication tasks. This flexibility ensures that developers can tailor the hardware to meet the specific needs of their application.

In terms of development, the CY7C68053 is backed by a robust set of software development tools from Cypress. The EZ-USB development kit provides a comprehensive platform for firmware development, testing, and debugging. This kit includes libraries, example projects, and a user-friendly integrated development environment (IDE), streamlining the development process for engineers.

The CY7C68053 is also equipped with an extensive memory system, featuring 32 kB of in-system programmable Flash memory, 2 kB of SRAM, and 128 bytes of EEPROM. This memory capacity allows for the storage of complex firmware and user data, enhancing the device's versatility.

Moreover, the CY7C68053 is designed with low power consumption in mind. It includes power management features that allow it to operate efficiently, making it suitable for battery-operated devices.

In summary, the Cypress CY7C68053 stands out as a powerful USB microcontroller that combines high-speed processing, flexible configurations, and robust software support. Its features make it an excellent choice for developers looking to create innovative USB-enabled products across various applications.

Contents

Cypress Semiconductor Corporation CY7C68053 FeaturesBlock Diagram USB Signaling Speed ApplicationsFunctional Overview 8051 Microprocessor USB Boot Methods Bus-powered ApplicationsI2C Bus Buses INT2 USB Interrupts Priority INT2VEC Value Source Condition Reset and WakeupReset Timing Values Endpoint RAM Program/Data RAMRegister Addresses Default Full-Speed Alternate Settings Default Full-Speed Alternate Settings3 Gpif Default High-Speed Alternate Settings3External Fifo Interface Autopointer Access USB Uploads and DownloadsECC Generation6 18 I2C Controller Pin Assignments 18.2 I2C Interface Boot Load Access18.3 I2C Interface General Purpose Access CY7C68053 56-pin Vfbga Pin Assignment Top view Name Type Default Description CY7C68053 Pin DescriptionsFX2LP18 Pin Descriptions Port a FIFOADR0 FIFOADR1Pktend SLCS# Slrd IFCONFIG10 Slwr IFCONFIG10Flaga IFCONFIG10 Flagb IFCONFIG10 Ground Register Summary FX2LP18 Register Summary ECC1B2 COL5 COL4 COL3 COL2 COL1 COL0 LINE17 LINE16ECC2B0 ECC2B1 Qenable Qstate QSIGNAL2 QSIGNAL1 QSIGNAL0 EpieEP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0IN Gpifwf Gpifdone EP1OUTCS Busy StallEP1INCS EP2CS E6CF TC9 TC8TC7 TC6 TC5 TC4 TC3 TC2 TC1 TC0 EP2GPIFFLGSEL Autoptrsetup DPL0DPH0 SEL RCAP2L RCAP2HTL2 TH2 Absolute Maximum Ratings Operating Conditions DC Characteristics USB Transceiver AC Electrical CharacteristicsGpif Synchronous Signals Slave Fifo Synchronous Read Timing Diagram17 Slave Fifo Synchronous Read Slave Fifo Asynchronous Read Timing Diagram17 Slave Fifo Asynchronous Read Slave Fifo Synchronous Write Timing Diagram17 Slave Fifo Synchronous Write Slave Fifo Asynchronous Write Slave Fifo Synchronous Packet End Strobe Slave Fifo Synchronous Write Sequence and Timing Diagram Slave Fifo Asynchronous Packet End Strobe Slave Fifo Output Enable Slave Fifo Address to Flags/Data Slave Fifo Synchronous Address Slave Fifo Asynchronous Address Sequence Diagram Single and Burst Synchronous Read ExampleIfclk Sloe Slrd Single and Burst Synchronous Write Sequence Diagram of a Single and Burst Asynchronous Read 17. Slave Fifo Asynchronous Read Sequence of Events Diagram Sequence Diagram of a Single and Burst Asynchronous Write Development Tool Kit Package DiagramOrdering Information PCB Layout Recommendations Issue Date Orig. Description of Change Document HistoryOSG ARI