Slave Fifo Asynchronous Read | Cypress CY7C68053 specification

CY7C68053

9.4Slave FIFO Asynchronous Read

Figure 9-3. Slave FIFO Asynchronous Read Timing Diagram[17]

SLRD

FLAGS

DATA

SLOE

tRDpwh

tRDpwl

tXFLG

tXFD

NN+1

tOEon

tOEoff

Table 9-5. Slave FIFO Asynchronous Read Parameters[20]

Parameter	Description	Min.	Max.	Unit
tRDpwl	SLRD Pulse Width LOW	50		ns
tRDpwh	SLRD Pulse Width HIGH	50		ns
tXFLG	SLRD to FLAGS Output Propagation Delay		70	ns
tXFD	SLRD to FIFO Data Output Propagation Delay		15	ns
tOEon	SLOE Turn-on to FIFO Data Valid		10.5	ns
tOEoff	SLOE Turn-off to FIFO Data Hold	2.15	10.5	ns

Note

20. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Document # 001-06120 Rev *F

Page 27 of 39

[+] Feedback

Page 27

Image 27

Cypress CY7C68053 manual Slave Fifo Asynchronous Read Timing Diagram17

CY7C68053 specifications

The Cypress CY7C68053 is a versatile USB microcontroller known for its strong performance and rich feature set, catering to a wide range of applications requiring USB connectivity. Part of the Cypress family of USB products, this microcontroller combines the convenience of USB interfacing with powerful embedded processing capabilities.

At its core, the CY7C68053 is built on an 8051 microcontroller architecture, enabling efficient data handling and control operations. It operates at speeds of up to 48 MHz, providing ample processing power for complex applications. The device features an integrated USB 2.0 full-speed controller, which allows for high-speed data transfer rates of up to 12 Mbps. This makes it ideal for applications such as data transfer, communication devices, and real-time processing tasks.

One of the standout features of the CY7C68053 is its flexible pin configuration. It supports a variety of operating modes, including peripheral mode, host mode, and a combination of both, allowing it to cater to diverse application requirements. Additionally, the device offers a large number of GPIO pins that can be used for various control and communication tasks. This flexibility ensures that developers can tailor the hardware to meet the specific needs of their application.

In terms of development, the CY7C68053 is backed by a robust set of software development tools from Cypress. The EZ-USB development kit provides a comprehensive platform for firmware development, testing, and debugging. This kit includes libraries, example projects, and a user-friendly integrated development environment (IDE), streamlining the development process for engineers.

The CY7C68053 is also equipped with an extensive memory system, featuring 32 kB of in-system programmable Flash memory, 2 kB of SRAM, and 128 bytes of EEPROM. This memory capacity allows for the storage of complex firmware and user data, enhancing the device's versatility.

Moreover, the CY7C68053 is designed with low power consumption in mind. It includes power management features that allow it to operate efficiently, making it suitable for battery-operated devices.

In summary, the Cypress CY7C68053 stands out as a powerful USB microcontroller that combines high-speed processing, flexible configurations, and robust software support. Its features make it an excellent choice for developers looking to create innovative USB-enabled products across various applications.

Contents

CY7C68053 Features Block DiagramCypress Semiconductor Corporation 8051 Microprocessor USB Signaling SpeedApplications Functional Overview Buses USB Boot MethodsBus-powered Applications I2C Bus Priority INT2VEC Value Source INT2 USB Interrupts Reset and Wakeup Reset Timing ValuesCondition Program/Data RAM Register AddressesEndpoint RAM Default Full-Speed Alternate Settings3 Default Full-Speed Alternate Settings Default High-Speed Alternate Settings3 External Fifo InterfaceGpif 18 I2C Controller Autopointer AccessUSB Uploads and Downloads ECC Generation6 18.2 I2C Interface Boot Load Access 18.3 I2C Interface General Purpose AccessPin Assignments CY7C68053 56-pin Vfbga Pin Assignment Top view Port a Name Type Default DescriptionCY7C68053 Pin Descriptions FX2LP18 Pin Descriptions SLCS# FIFOADR0FIFOADR1 Pktend Flagb IFCONFIG10 Slrd IFCONFIG10Slwr IFCONFIG10 Flaga IFCONFIG10 Ground FX2LP18 Register Summary Register Summary ECC2B1 ECC1B2COL5 COL4 COL3 COL2 COL1 COL0 LINE17 LINE16 ECC2B0 Gpifwf Gpifdone Qenable Qstate QSIGNAL2 QSIGNAL1 QSIGNAL0Epie EP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0IN EP2CS EP1OUTCSBusy Stall EP1INCS EP2GPIFFLGSEL E6CFTC9 TC8 TC7 TC6 TC5 TC4 TC3 TC2 TC1 TC0 SEL AutoptrsetupDPL0 DPH0 TH2 RCAP2LRCAP2H TL2 Operating Conditions Absolute Maximum Ratings DC Characteristics AC Electrical Characteristics Gpif Synchronous SignalsUSB Transceiver Slave Fifo Synchronous Read Slave Fifo Synchronous Read Timing Diagram17 Slave Fifo Asynchronous Read Slave Fifo Asynchronous Read Timing Diagram17 Slave Fifo Synchronous Write Slave Fifo Synchronous Write Timing Diagram17 Slave Fifo Synchronous Packet End Strobe Slave Fifo Asynchronous Write Slave Fifo Asynchronous Packet End Strobe Slave Fifo Synchronous Write Sequence and Timing Diagram Slave Fifo Address to Flags/Data Slave Fifo Output Enable Slave Fifo Asynchronous Address Slave Fifo Synchronous Address Sloe Slrd Sequence DiagramSingle and Burst Synchronous Read Example Ifclk Single and Burst Synchronous Write 17. Slave Fifo Asynchronous Read Sequence of Events Diagram Sequence Diagram of a Single and Burst Asynchronous Read Sequence Diagram of a Single and Burst Asynchronous Write Package Diagram Ordering InformationDevelopment Tool Kit PCB Layout Recommendations ARI Issue Date Orig. Description of ChangeDocument History OSG