![](/images/new-backgrounds/1202742/20274219x1.webp)
CY7C68053
Table
Bytes | Example EEPROM | A2 | A1 | A0 |
16 | 24AA00[8] | N/A | N/A | N/A |
128 | 24AA01 | 0 | 0 | 0 |
|
|
|
|
|
256 | 24AA02 | 0 | 0 | 0 |
|
|
|
|
|
4K | 24AA32 | 0 | 0 | 1 |
|
|
|
|
|
8K | 24AA64 | 0 | 0 | 1 |
|
|
|
|
|
16K | 24AA128 | 0 | 0 | 1 |
|
|
|
|
|
3.18.2I2C Interface Boot Load Access
At power on reset the I2C interface boot loader loads the VID/PID/DID and configuration bytes and up to 16 kBytes of program/data. The available RAM spaces are 16 kBytes from
3.18.3I2C Interface General Purpose Access
The 8051 can control peripherals connected to the I2C bus using the I2CTL and I2DAT registers. FX2LP18 provides I2C master control only, it is never an I2C slave.
4.0Pin Assignments
Figure 4-1 identifies all signals for the package. It is followed by the pin diagram.Three modes are available: Port, GPIF master, and Slave FIFO. These modes define the signals on the right edge of the diagram. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power on default configuration.
Figure 4-1. Signals
Port | GPIF Master | Slave FIFO |
XTALIN XTALOUT RESET# WAKEUP#
SCL
SDA
IFCLK CLKOUT
DPLUS DMINUS
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
INT0#/PA0
INT1#/PA1
PA2
WU2/PA3
PA4
PA5
PA6
PA7
FD[15]
FD[14]
FD[13]
FD[12]
FD[11]
FD[10]
FD[9]
FD[8]
FD[7]
FD[6]
FD[5]
FD[4]
FD[3]
FD[2]
FD[1]
FD[0]
RDY0 RDY1
CTL0 CTL1
CTL2
INT0#/PA0
INT1#/PA1
PA2
WU2/PA3
PA4
PA5
PA6
PA7
FD[15]
FD[14]
FD[13]
FD[12]
FD[11]
FD[10]
FD[9]
FD[8]
FD[7]
FD[6]
FD[5]
FD[4]
FD[3]
FD[2]
FD[1]
FD[0]
SLRD
SLWR
FLAGA
FLAGB
FLAGC
INT0#/PA0
INT1#/PA1
SLOE WU2/PA3
FIFOADR0
FIFOADR1
PKTEND PA7/FLAGD/SLCS#
Note
8.This EEPROM does not have address pins.
Document # | Page 10 of 39 |
[+] Feedback