5.3 Host Commands
(22) IDLE IMMEDIATE (X’95’ or X’E1’)
Upon receipt of this command, the device sets the BSY bit of the Status register, and enters the idle mode. Then, the device clears the BSY bit, and generates an interrupt. This command does not support the automatic
At command issuance (I/O registers setting contents)
1F7H(CM) | X’95’ or X’E1’ |
|
|
| ||
1F6H(DH) | × | × |
| × | DV | xx |
|
|
|
|
|
|
|
1F5H(CH) | xx |
|
|
|
|
|
1F4H(CL) | xx |
|
|
|
|
|
1F3H(SN) | xx |
|
|
|
|
|
1F2H(SC) | xx |
|
|
|
|
|
1F1H(FR) | xx |
|
|
|
|
|
At command completion (I/O registers contents to be read)
1F7H(ST) | Status information |
|
| ||
|
|
|
|
|
|
1F6H(DH) | × | × | × | DV | xx |
|
|
|
|
|
|
1F5H(CH) | xx |
|
|
|
|
1F4H(CL) | xx |
|
|
|
|
1F3H(SN) | xx |
|
|
|
|
1F2H(SC) | xx |
|
|
|
|
1F1H(ER) | Error information |
|
| ||
|
|
|
|
|
|
(23) STANDBY (X’96’ or X’E2’)
Upon receipt of this command, the device sets the BSY bit of the Status register and enters the standby mode. The device then clears the BSY bit and generates an interrupt. The device generates an interrupt even if the device has not fully entered the standby mode. If the device has already spun down, the
By using this command, the automatic
When the timer value reaches 0 (a specified time has padded), the device enters standby mode.