Hitachi HTS543280L9A300, HTS543212L9SA00 DMA Data Transfer Commands, First-parity DMA Commands

Models: HTS543212L9SA00 HTS543280L9A300

1 177
Download 177 pages 15.97 Kb
Page 74
Image 74

5K320 SATA OEM Specification

Write Uncorrectable Ext

Execution of these commands involves no data transfer.

13.4 DMA Data Transfer Commands

These commandsare:

Read DMA

Read DMA Ext

Write DMA

Write DMA E xt

Initiation of the DMA transfer commands is identical to the Read Sector or Write Sector commands except that the host initializes the slave-DMA channel prior to issuing the command.

The DMA protocol allows high performance multi -tasking operating systems to eliminate processor overhead associated with PIO transfers.

Refer Functional Specification part for further details.

13.5 First-parity DMA Commands

These commands are:

Read FPDMA Queued

Write FPDMA Queued

Execution of this class of commands includes command queuing and the transfer of one or more blocks of data between the device and the host. The protocol is described in the section 11.14 “FPDMA Queued command protocol” of “Serial ATA revision 2.6”.

74

Page 74
Image 74
Hitachi HTS543280L9A300, HTS543212L9SA00 manual DMA Data Transfer Commands, First-parity DMA Commands