HOLD/HOLD Acknowledge Timing Minimum Mode only | Intel 8086-1

8086

WAVEFORMS (Continued)

HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)

231455 – 21

25

Image 25

Intel 8086-1, 8086-2 manual HOLD/HOLD Acknowledge Timing Minimum Mode only

Contents

CPU Block Diagram Pin Configuration BHE LOW BHE/S Ready ResetIntr Test High LOWRQ/GT0 RQ/GT1 ALE IntaDT/R DEN Functional Description BUS Operation Minimum and Maximum Modes Minimum Mode 8086 Typical Configuration Write I/O Read I/OInstruction Fetch Read Data from Memory Alternate Data extra segment Processor Reset and InitializationAddressing Interrupt Operations Halt Maskable Interrupt IntrREAD/MODIFY/WRITE Semaphore Operations VIA Lock System TIMING-MINIMUM System External Synchronization VIA Test BUS TIMING-MEDIUM Size Systems Absolute Maximum Ratings Tclcl Minimum Complexity System Timing RequirementsTclch Tchcl Timing Responses Characteristics Minimum Mode Testing INPUT, Output Waveform Testing Load CircuitWaveforms Waveforms Minimum Mode Tinvch CharacteristicsNMI, Test Tgvch Tchgx Tclmh TclmlTryhsh Tchsv TCLCL-45 TCLCL-35 TCLCL-40 TrhavTchdtl Tchdth Maximum Mode Waveforms Maximum Mode BUS Lock Signal Timing Maximum Mode Only Reset Timing Asynchronous Signal RecognitionREQUEST/GRANT Sequence Timing Maximum Mode only Waveforms HOLD/HOLD Acknowledge Timing Minimum Mode only Data Transfer Instruction Set Summary Arithmetic Logic 8086 1 reg 1 1 Data Sheet Revision ReviewBit w e Segment 000 001 010 011 100 101 110 111