OCPRF100 MP Server System Technical Product Specification
Revision 1.0
Table
Potential Switch Cycle characteristics (Press to Release) | 0 | 200 | Infinity |
[no firmware requirements derived from this row] |
|
|
|
|
|
|
|
†Note that although the keypad
10.2.11.2 NMI Switch
The NMI push button is hidden behind the main front panel bezel, except for a small “pinhole” access hole. This is done to prevent inadvertent activation of the NMI switch. The NMI switch is routed directly to the BMC. There is no interface to the FPC.
10.2.12 I2C Interfaces
The FPC interfaces to two I2C buses; the FPC’s I2C bus and the global I2C bus. These are described in the following subsections.
10.2.12.1 The FPC Private I2C Bus
The FPC’s private I2C bus is used for the FPC to communicate with dumb I2C devices that do not support multimaster mode. These are shown in Figure
130