![](/images/new-backgrounds/1168843/168843267x1.webp)
DMD15/DMD15L IBS/IDR Satellite Modem | User Interfaces |
|
|
<1>
<1>
<4>
<4>
<2>
<2>
<2>
<4>
<2>
<1>
<1>
<1>
<1>
<1>
<1>
<1>
Latched Common Alarm 2
Backward Alarm
Error Counter
Test 2047 Error
Counter
Raw BER Mantissa
Corrected BER
Mantissa
EbNo
Offset Frequency
Test 2047 BER
Mantissa
Raw BER Exponent
Corrected BER
Exponent
Test 2047 BER
Exponent
Offset Frequency Sign
BER/EbNo Status
Buffer Percent Full
Input Level
Bit 4 = Battery. 1 = Fail
Bit 5 = RAM and ROM alarm flag. 1 = Fail
Bits 6 and 7 = Spares
Bit 0 = M&C processor fault 1 = Fail
Bit 1 = U IO card present alarm 1 = Fail, reserved in RCS10/10L mode
Bit 2 = IF card present alarm 1 = Fail Bits 3 - 7 = Spares
Bit 0 = Backward Alarm 1 IDR and IBS Bit 1 = Backward Alarm 2 IDR only Bit 2 = Backward Alarm 3 IDR only Bit 3 = Backward Alarm 4 IDR only Bits 4 - 7 = Reserved
0 = No, 1 = Yes
Binary value
Binary value
Bytes 1 - 2 = Binary value Raw BER 896 = 8.96
Bytes 1 - 2 = Binary value corrected BER
Binary value, 1 decimal point implied 700 = 7.00
Binary value, 1 Hz steps
Bytes 1 - 2 = Binary value test 2047 BER
Byte 3 = Binary value exponent
Byte 3 = Binary value exponent
Byte 3 = Binary value exponent
If <> 0,
Bit 0 = Raw BER and corrected BER status. 1 = Valid Bit 1 = Test 2047 BER status. 1 = Valid
Bits 2 - 3 = EbNo status, 0 = EbNo is invalid, 1 = EbNo is valid, 2 = EbNo is smaller than indicated, value, 3 = EbNo is greater than indicated value
Bit 4 = BER Counter Overflow. 1 = Overflow Condition Bit 5 = Test 2047 BER Counter Overflow 1 = Overflow Condition
Bits 6 – 7 = Reserved
Binary value representing % buffer full, 0 - 100 in 1% steps
Binary value in 1 dB steps
TM051 - Rev. 5.8 |