Apx. C Pin Assignments | Appendices |
C.19 CN503 Memory Slot Connector (202-Pin)
Table
Pin No. | Signal Name | I/O | Pin No. | Signal Name | I/O |
|
|
|
|
|
|
1 | /SM_VREF | I | 2 | /SM_VREF | I |
3 | DGND | - | 4 | DGND | - |
5 | /M_DATA_R(0) | I/O | 6 | /M_DATA_R(4) | I/O |
7 | /M_DATA_R(1) | I/O | 8 | /M_DATA_R(5) | I/O |
9 | +V2.5' | - | 10 | +V2.5' | - |
11 | /M_DQS_R(0) | I/O | 12 | /M_DM_R(0) | I |
13 | /M_DATA_R(2) | I/O | 14 | /M_DATA_R(6) | I/O |
15 | DGND | - | 16 | DGND | - |
17 | /M_DATA_R(3) | I/O | 18 | /M_DATA_R(7) | I/O |
19 | /M_DATA_R(8) | I/O | 20 | /M_DATA_R(12) | I/O |
21 | +V2.5' | - | 22 | +V2.5' | - |
23 | /M_DATA_R(9) | I/O | 24 | /M_DATA_R(13) | I/O |
25 | /M_DQS_R(1) | I/O | 26 | /M_DM_R(1) | I |
27 | DGND | - | 28 | DGND | - |
29 | /M_DATA_R(10) | I/O | 30 | /M_DATA_R(14) | I/O |
31 | /M_DATA_R(11) | I/O | 32 | /M_DATA_R(15) | I/O |
33 | +V2.5' | - | 34 | +V2.5' | - |
35 | /M_CLK_DDR0 | I/O | 36 | +V2.5' | - |
37 | /M_CLK_DDR0# | I/O | 38 | DGND | - |
39 | DGND | - | 40 | DGND | - |
41 | /M_DATA_R(16) | I/O | 42 | /M_DATA_R(20) | I/O |
43 | /M_DATA_R(17) | I/O | 44 | /M_DATA_R(21) | I/O |
45 | +V2.5' | - | 46 | +V2.5' | - |
47 | /M_DQS_R(2) | I/O | 48 | /M_DM_R(2) | I |
49 | /M_DATA_R(18) | I/O | 50 | /M_DATA_R(22) | I/O |
51 | DGND | - | 52 | DGND | - |
53 | /M_DATA_R(19) | I/O | 54 | /M_DATA_R(23) | I/O |
55 | /M_DATA_R(24) | I/O | 56 | /M_DATA_R(28) | I/O |
57 | +V2.5' | - | 58 | +V2.5' | - |
59 | /M_DATA_R(25) | I/O | 60 | /M_DATA_R(29) | I/O |
61 | /M_DQS_R(3) | I/O | 62 | /M_DM_R(3) | I |
63 | DGND | - | 64 | DGND | - |
65 | /M_DATA_R(26) | I/O | 66 | /M_DATA_R(30) | I/O |
67 | /M_DATA_R(27) | I/O | 68 | /M_DATA_R(31) | I/O |
|
|
|
|
|
|
Equium A60/Satellite A60/ Pro A60/A65 Maintenance Manual |
