Texas Instruments TMS320C6747 DSP manual List of Figures

Page 4

		www.ti.com
	List of Figures
1	Relationships Between Virtual Address Physical Address	11
2	OHCI Revision Number Register (HCREVISION)	13
3	HC Operating Mode Register (HCCONTROL)	13
4	HC Command and Status Register (HCCOMMANDSTATUS)	15
5	HC Interrupt and Status Register (HCINTERRUPTSTATUS)	16
6	HC Interrupt Enable Register (HCINTERRUPTENABLE)	17
7	HC Interrupt Disable Register (HCINTERRUPTDISABLE)	18
8	HC HCAA Address Register (HCHCCA)	19
9	HC Current Periodic Register (HCPERIODCURRENTED)	19
10	HC Head Control Register (HCCONTROLHEADED)	20
11	HC Current Control Register (HCCONTROLCURRENTED)	21
12	HC Head Bulk Register (HCBULKHEADED)	22
13	HC Current Bulk Register (HCBULKCURRENTED)	22
14	HC Head Done Register (HCDONEHEAD)	23
15	HC Frame Interval Register (HCFMINTERVAL)	23
16	HC Frame Remaining Register (HCFMREMAINING)	24
17	HC Frame Number Register (HCFMNUMBER)	24
18	HC Periodic Start Register (HCPERIODICSTART)	25
19	HC Low-Speed Threshold Register (HCLSTHRESHOLD)	26
20	HC Root Hub A Register (HCRHDESCRIPTORA)	27
21	HC Root Hub B Register (HCRHDESCRIPTORB)	28
22	HC Root Hub Status Register (HCRHSTATUS)	29
23	HC Port 1 Status and Control Register (HCRHPORTSTATUS1)	30
24	HC Port 2 Status and Control Register (HCRHPORTSTATUS2)	32

4

List of Figures

SPRUFM8–September 2008

Submit Documentation Feedback

Image 4

Contents Users Guide Literature Number SPRUFM8 SeptemberSPRUFM8-September Contents List of Figures List of Tables Read This First Universal Serial Bus Ohci Host Controller Purpose of the PeripheralUSB1 Module Clock and Reset 2 USB1 Module Local Bus Clock and Local ResetInternal System Bus Clocks Needed by the USB1 Module 3 USB1 Module Bus 48-MHz Reference ClockUSB1 Module Differences From Ohci Specification for USB USB1 Module Open Host Controller Interface FunctionalityImplementation of Ohci Specification for USB Ohci USB Suspend StateUSB Host Controller Access to System Memory Ohci InterruptsPhysical Addressing MMUUSB Host Controller Registers HC Operating Mode Register Hccontrol Ohci Revision Number Register HcrevisionOhci Revision Number Register Hcrevision Field Descriptions REVControl list enable Periodic list enableControl ED per bulk ED Control EDs per bulk EDHC Command and Status Register Hccommandstatus SOCOCR BLF CLF HCR OCRRhsc FNO WDH HC Interrupt and Status Register HcinterruptstatusRhsc HC Interrupt Enable Register Hcinterruptenable MIEHC Interrupt Disable Register Hcinterruptdisable HC Hcaa Address Register Hchcca HC Current Periodic Register HcperiodcurrentedHC Hcaa Address Register Hchcca Field Descriptions HccaHC Head Control Register Hccontrolheaded Field Descriptions HC Head Control Register HccontrolheadedChed Cced HC Current Control Register HccontrolcurrentedController HC Head Bulk Register Hcbulkheaded HC Current Bulk Register HcbulkcurrentedHC Head Bulk Register Hcbulkheaded Field Descriptions HC Current Bulk Register Hcbulkcurrented Field DescriptionsHC Head Done Register Hcdonehead HC Frame Interval Register HcfmintervalHC Head Done Register Hcdonehead Field Descriptions HC Frame Interval Register Hcfminterval Field DescriptionsHC Frame Remaining Register Hcfmremaining HC Frame Number Register HcfmnumberHC Frame Number Register Hcfmnumber Field Descriptions FRTHC Periodic Start Register Hcperiodicstart HC Periodic Start Register HcperiodicstartHC Low-Speed Threshold Register Hclsthreshold LST628h Reserved 13-0HC Root Hub a Register Hcrhdescriptora HC Root Hub a Register Hcrhdescriptora Field DescriptionsPotpg Nocp Ocpm NPS PSM NDPHC Root Hub B Register Hcrhdescriptorb HC Root Hub B Register Hcrhdescriptorb Field DescriptionsPPCM3 PPCM2 PPCM1 PPCM0 PPCM3HC Root Hub Status Register Hcrhstatus HC Root Hub Status Register Hcrhstatus Field DescriptionsHC Port 1 Status and Control Register HCRHPORTSTATUS1 PRS/SPR HC Port 2 Status and Control Register HCRHPORTSTATUS2 Effect Port 2 current connect status has not changedWhen read as 0, USB reset is not being sent to port Begin signaling USB reset to portEnd of the USB reset sequence Write of 1 to this bit clears the port 2 port enable bitDSP Rfid