Texas Instruments TMS320F20x/F24x DSP manual Margin

Page 107

PRELIMINARY

Index

M

margin
determining	3-5, 3-11
ensuring data retention 1-2
improving	3-12
in programming 2-13
restoring after flash±write operation 2-15
special read modes for ensuring		2-12
masking data in program operation		3-8
memory maps	1-4

MODE bit 2-6

See also flash access±control register

mode selection for access	2-6
modifying the array contents	2-2, 2-16
module±control register 2-8

multiple reads at same location 3-5, 3-17

N

notational conventions iv

O

OUT instruction 2-7 over±erasure 2-14, 2-15, 3-14

P


program operation
described		2-13
frequency range			3-5
latching the write address				2-10
latching the write data 2-11
logic levels		2-4
masking off upper or lower bits					2-13
specifying write address				2-13
VER0 read mode			2-13
verification of programmed bits					2-12
worst±case voltage for reading programmed
cell	2-12
program pulse
applying a series			3-8
defined	2-13
program() function (code listing)					A-27

programming algorithm

assembly code (SPGM2x.ASM) A-19

described 3-4 to 3-9

flow diagram	3-6
in overall flow	3-4

versus clear algorithm 3-2

programming the flash memory. See program opera- tion

protection from unintentional erasure 2-16, 3-11

R

read mode, standard	2-12
read modes 2-12
reading from the array	2-16
recovery from over±erasure 2-15
register±access mode	2-5, 2-10, 2-11
See also array±access mode
related documentation	v
reprogrammability 1-1, 2-14, 2-15, A-1
reserving space for code A-2
retention of data. See data retention

S

SCLR2x.ASM file A-5
segment control register (SEG_CTR)						2-8
described	2-8
in erase operation		2-14
in flash±write operation			2-15
in mechanism for array protection						2-16
in mode selection		2-6
in program operation 2-13
relation to flash±write pulse				3-14
role in single erase pulse			3-11
role in single flash±write pulse					3-15
role in single program pulse				3-8
segment enable bits (SEG0±SEG7)
described	2-9
in mechanism for array protection						2-16
location in SEG_CTR register					2-8
role in single erase pulse			3-11
role in single flash±write pulse					3-15
role in single program pulse				3-8
segment locations in array			2-10
SERA2x.ASM file (erase algorithm code) A-10
SFLW2x.ASM file (flash±write algorithm code							A-15
space for code	A-2
SPGM2x.ASM file (program algorithm code)							A-19

PRELIMINARY

Index-3

Image 107

Contents Literature Number SPRU282 September Important Notice Read This First Preliminary Related Documentation From Texas Instruments Preliminary If You Need Assistance Viii Contents Contents Figures Tables Introduction Basic Concepts of Flash Memory Technology ±1. TMS320 Devices With On-Chip Flash Eeprom TMS320F20x/F24x Flash Module±1. TMS320F20x/F24x Program Space Memory Maps Benefits of Embedded Flash Memory in a DSP System Preliminary Topic Flash Operations and Control RegistersPreliminary Flash Operations and Control Registers ±1. Flash Memory Logic Levels During Programming and Erasing Accessing the Flash Module 1 TMS320F206 Flash Access-Control Register ±2. Memory Maps in Register and Array Access ModesOUT 2 TMS320F24x Flash Access-Control RegisterSegment Control Register Segctr Flash Module Control Registers±3. Segment Control Register Field Descriptions Write Address Register Wadrs Flash Test Register TSTWrite Data Register Wdata Read Modes Program Operation Erase Operation Recovering From Over-Erasure Flash-Write Operation Protecting the Array Reading From the Flash ArrayAlgorithm Implementations Software Considerations How the Algorithms Fit Into the Program-Erase-Reprogram Flow ±1. Algorithms in the Overall Flow ±2. The Programming Algorithm in the Overall Flow Programming or Clear AlgorithmPreliminary ±3. Programming or Clear Algorithm Flow Step Action Description Mask the data to program Preliminary ±4. Erase Algorithm in the Overall Flow Erase Algorithm±2. Steps for Applying One Erase Pulse Preliminary ±5. Erase Algorithm Flow ±6. Flash-Write Algorithm in the Overall Flow Flash-Write Algorithm±3. Steps for Applying One Flash-Write Pulse ±7. Flash-Write Algorithm Flow Preliminary Preliminary Assembly Source Listings Program Examples Header File for Constants and Variables, SVAR20.H Assembly Source for AlgorithmsBASE1 ErrorBASE0 BASE+0Dloop ConstantsD5K D7KProtect Clear Algorithm, SCLR20.ASMSegst SegendAR1 Gclr PROTECT,SEGST,SEGEND DELAY,REGS,ARRAYSplk #0,ERROR AR0Newrow Exit Splk #1,ERRORSacl Flst Lacl FladrsTblr Fldata Activate Write BIT Tblw SPAD1 Execute Command LARSET Delay Call DELAY,*,AR6 Wait Stop Write Operation Splk Shutdown Write Operation Tblw SPAD1 Execute Command LARBcnd PBDONE,EQ Tblw SPAD1 Execute Command LARPrgbyte Call SETRDVER0 Lacl BASE2Erase Algorithm, SERA20.ASM Flash Write Command Word Erase Command WordErase Exebin Command Word Inverse Erase Command WordXorerase Clrc OVMSacl Flend Call SetmodeNextivers Lacl BASE1 Splk #STOP,BASE0Inverase Splk #INVER,BASE0 Call Setmode BlddFlash Stop command, and Ffff for Wdata Flash-Write Algorithm, SFLW20.ASM Bldd #FLST,BASE1 MaxflwFlws Flwrite Splk Call Array Access Flash Array DoneCall DELAY,*,AR6 BcndSetmode Call Lacl Tblw LAR Call Call RET LAR AR0,#MAXFLW CmprProgramming Algorithm, SPGM20.ASM Gpgmj PROTECT,DELAY,REGS,ARRAYAR3 AR4SUB Sacl BASE4 Setc Intm Globally Mask ALL Interrupts Splk #0,ERRORGpgmj Splk Mask ALL InterruptsAdjrow NEG Rowdone Lacl FladrsBcnd DONE, GT Lacl Fladrs NewrowSETRDVER0 Call Regs Access Flash Registers Shut Down Write Operation Tblw SPAD1 Execute Command LARPbend RET XOR FldataBcnd PBEND,EQ Subroutines Used By All Four Algorithms, SUTILS20.ASM Lacc Flst SUB OUT SPAD2,FACCESS0SPAD2,FACCESS1 OUT SPAD2,F24XACCSCallable Interface to Flash Algorithms PARMS+2 GclrSEGST,SEGEND,PROTECT PARMS+1Arprotect Lacl ErrorErsparams Arstack1PROTECT Sacl ErscountCall Flws LAR AR1,SVAR1Call Gpgmj Popd *+Assembly Code for TMS320F206 Sample Assembly Code to Erase and Reprogram the TMS320F206PARMS+1 SUB Memory DLY Psaram Block B2Sections PsaramSample C Code to Erase and Reprogram the TMS320F206 Linker Command File for TMS320F206 Sample C Code Block B2 Dsaram FLASH0FLASH1 BLKB2Assembly Code for TMS320F240 Sample Assembly Code to Erase and Reprogram the TMS320F240CKCR1 RticrWdcr CKCR0LDP #PARMS Splk LDP #DPPF1PORRST, PLLRST, Illrst SWRST, Wdrst Lacl Syssr Accl = Syssr Sacl SyssrDaram LDP #PARMS B0PGM Linker Command File for TMS320F240 Sample Assembly CodeExtram Extram 0 /******Delay Subroutine Rev1.003/98 JGC Linker Command File for TMS320F240 Sample C Code B0DAT Block B2 DsramLacl Wdcr Function for Disabling TMS320F240 Watchdog TimerCompute Length Syscr Functions for Initializing the TMS320F240Sacl Wdcr PshdSacl Wdtcr Index Assembly code SERA2x.ASM Described 10 to Margin Role in single program pulse WRITE/ERASE field Described