VXI VM4016 user manual

Page 40

VXI Technology, Inc.

The commands for the SCPI commands INP:MASK are received by the control (U1) and data (U4) buffers and routed to the control FPGA (U3). The mask register circuitry is contained internally in the control FPGA. This register will be loaded so that Channels 3 through 16 are disabled or masked out.

The command for the SCPI command INP:POL is received by the control (U1) and data (U4) buffers and routed to the control FPGA (U3). Channel 1 has been programmed this to NORM so that the debounce and mask circuitry will treat as an active high. Channel 2 has been programmed as INV, causing the debounce and mask circuitry to treat Channel 2 as an active low.

The command and data for the SCPI command INP:OFFS are received by the control (U1) and data (U4) buffers and routed to the control FPGA (U3). The control FPGA will convert the parallel data for the DAC (U8) into a serial data stream. This data (DACDATA) is synched to the 10 MHz gated clock (DACCLK) and loaded into the DAC when the (DACLOAD) signal goes high. The DAC output (TRIGLEV#) where # is equal to the Channel number. The DAC will output TRIGLEV1 for the comparator at U13A and TRIGLEV2 for the comparator at U13B.

The commands for the SCPI command OUTP:POL:EXT:INT are received by the control (U1) and data (U4) buffers and routed to the control FPGA (U3). U3 uses this command to determine whether the external interrupt signal should be an active high or an active low. This has been programmed to NORM so as to cause U3 to output an active high EXTIRQ signal to the front panel connector when an interrupt occurs. This signal will be a pulse 500 ns wide.

The output of the differential amplifier U17A (BUFCH1) is voltage divided by 4. Since the gain of U17A is 1.0, this makes BUFCH1 1.250 V when -CH1 reaches +5.0 V. BUFCH1 is compared with the output of U8 (TRIGLEV1) by comparator U13A. When BUFCH1 is greater than TRIGLEV1 the output of U13A (COMPCH1) goes low. COMPCH1 is routed to the debounce circuitry inside U3.

The output of the differential amplifier U17B (BUFCH2) is voltage divided by 4. Since the gain of U17B is 1.0 this makes BUFCH2 1.250 V when -CH2 reaches +5.0 V. BUFCH2 is compared with the output of U8 (TRIGLEV2) by comparator U13B. When BUFCH2 is less than TRIGLEV2 the output of U13B (COMPCH2) goes high. COMPCH2 is routed to the debounce circuitry inside U3. Note that the only difference in the way these two circuits are working is the output of the comparator U13B is inverted from the output of U13A. This inversion will allow us to determine if an under-voltage has occurred. Assume that -CH2 has fallen below +4.75 V. The output of U13B is now high.

The debounce circuitry will count down for 750 µs before clocking through COMPCH2. When the 750 ∝s time limit has expired, U3 clocks COMPCH2 into the mask register. The mask register will AND COMPCH2 with the mask value (0003). The mask register passes COMPCH2 to a 16 input OR’ing function that determines which channel was first to cross its threshold, in this case COMPCH2. The output of this OR’ing then latches into the “First Latch Register”. This signal, arbitrarily named FIRSTLATCHED, clocks a series of internal latches that will stretch the pulse to 500 ns. This pulse drives the base of Q33 low causing Q33 to shut off and the pull-up resistor provides a high on the front panel connector signal EXTIRQ. When an interrupt condition is detected by U3 a VXI IRQ* is generated to the VMIP bus.

40

VM4016 Programming

Image 40
Contents VM4016 Page Table of Contents VXI Technology, Inc Warranty Limitation of WarrantyCertification Restricted Rights LegendC L a R a T I O N O F C O N F O R M I T Y EMCGeneral Safety Instructions Terms and SymbolsThis product. Product should be inspected or serviced Support Resources VXI Technology, Inc VM4016 Preface Introduction IntroductionDescription Front Panel LayoutVM4016 Block Diagram VM4016 General Specifications IRQ OutputCalculating System Power and Cooling Requirements InstallationPreparation for USE Setting the Logical Address Setting the Chassis Backplane JumpersFront Panel Interface Wiring Signal PIN Number Analog Comparator PIN Outs1631 Examples of Scpi Commands FETCHCONDITIONED? ProgrammingFETCHLATCHED? FETCHRAW? Inhousepseudo Inhouseregint InhouseregintInhouseregenable Inhouseclearlatch Inputdebounce ExamplesInputmask INPMASK?INPutMASKINTerrupt boolean Where boolean is 0 OFF 1 on InputmaskinterruptInputoffset INPOFFS?Inputpolarity INPutPOLarity NORM,@35Inputrange Outputpolarityexternalinterrupt Outputpolarityexternallatched Application Examples ExampleCommands Description Single Channel OperationControl Page Bracketing a Voltage Sets the external interrupt output to be active highBracketing AN Input Voltage Page Register Access Examples Register MAPFor example Pseudo Register Access VXIPLUG&PLAY Driver Examples VM4016 Programming VXI Technology, Inc Command Dictionary Alphabetical Command ListingIeee 488.2 Common Commands Instrument Specific Scpi Commands NormalScpi Required Commands Command Dictionary Query ParametersCommon Scpi Commands CLSESE Response DescriptionESR? IDN? OPC Query Parameters Query Response DescriptionRST SRE STB? TRG TST? WAI OPCInstrument Specific Scpi Commands FETChCONDitioned?FETChLATChed? FETChRAW? Inhouseclearlatch Inhousepseudo Inhouseregint Inhouseregenable INPutDEBounce INPutMASK INPutMASKINTerrupt INPutOFFSet INPutPOLarity INPutRANGe OUTPutPOLarityEXTernalINTerrupt OUTPutPOLarityEXTernalLATChed Required Scpi Commands STATusOPERationCONDition?STATusOPERationENABle STATusOPERationEVENt? STATusPRESet STATusQUEStionableCONDition? STATusQUEStionableENABle STATusQUEStionableEVENt SYSTemERRor? SYSTemVERSion? Theory of Operation Input Range Control Relay Signal Comparison Interrupt Generation Interrupt Generation Index OUTPutPOLarityEXTernalLATChed