www.vxitech.com
PSEUDO REGISTER ACCESS
The VM4016 can be operated upon using (a) Word Serial Commands or (b) Register Access.
The VM4016 allows two types of register accesses (a) Direct Register Access using Hardware registers (b) Pseudo Register Access. This can be configured using the INHOUSE:PSEUDO command.
Direct Register Access is much faster than Pseudo Register Access. However, the former does not provide certain features provided by the latter. Using Pseudo Register Access (a) a register read of FIRST LATCHED data allow another FIRST LATCHED event to occur (b) allows for clearing of the first latched register upon register access rather than a Word Serial FETC:LATC? and (c) allows configuration of the type of backplane interrupting.
The module can be enabled for backplane interrupts using the INHOUSE:REG_ENABLE command. It can also be done by writing a
Using the Direct Register Access, backplane interrupts are generated when the latching takes place for the first time. For further interrupting to occur, the Word Serial FETC:LATC? query must be performed.
Two types of backplane interrupts can be generated. They are (a) the reqt/reqf (in response to an IACK cycle) or (b) a single backplane interrupt. This can be configured using the INHOUSE:REGINT command. However, it must be noted that the module can be configured for only for mode at any given point of time. The former mode provides compatibility with the VXI standards and is the default mode. The latter allows for faster processing since it cuts down servicing of interrupts by 50% (since only 1 interrupt needs to be serviced for each latch event).
VM4016 Programming | 43 |