Cypress CY7C1320CV18-167BZC, 001-07160 Switching Waveforms, Read/Write/Deselect Sequence26, 27

Page 22

CY7C1318CV18

CY7C1320CV18

Switching Waveforms

Figure 5. Read/Write/Deselect Sequence[26, 27, 28]

NOP

 

READ

READ

1

 

2

3

K

 

 

 

tKH

tKL

tCYC

tKHKH

K

 

 

 

LD

tSC

 

 

 

tHC

 

R/W

 

 

 

NOP

NOP

WRITE

WRITE

READ

 

 

 

4

5

6

7

8

9

10

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A

A0

A1

tSA

 

tHA

DQ

tKHCH tCLZ tCO

C

A2

A3

tHD

tSD

Q00 Q01 Q10

Q11

tCQDOH

 

tDOH

tCHZ

tCQD

 

A4

tHD

tSD

D21

D30

D31

Q41

t KHCH

C#

tKH tKL

 

tCYC

tKHKH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CQ

tCQOH

tCCQO

tCQOH

CQ#

tCCQO

tCQH

 

tCQHCQH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DON’T CARE

UNDEFINED

Notes

26.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

27.Outputs are disabled (High-Z) one clock cycle after a NOP.

28.In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-07160 Rev. *F

Page 22 of 26

[+] Feedback

Page 21 Page 23
Image 22
Page 21 Page 23
Contents Functional Description FeaturesConfigurations Selection GuideLogic Block Diagram CY7C1318CV18 Logic Block Diagram CY7C1320CV18CY7C1318CV18 1M x Pin ConfigurationBall Fbga 13 x 15 x 1.4 mm Pinout CY7C1320CV18 512K xSynchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Referenced with Respect toTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagFunctional Overview Echo Clocks Application ExampleProgrammable Impedance SRAM#1 ZQFirst Address External Second Address Internal Write Cycle DescriptionsOperation CommentsInto the device. D359 remains unaltered Write cycle description table for CY7C1320CV18 follows.2Device Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller follows.9TAP Controller Block Diagram TAP Electrical CharacteristicsTAP AC Switching Characteristics TAP Timing and Test ConditionsInstruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower Up Sequence Power Up Sequence in DDR II SramDLL Constraints DC Electrical Characteristics Neutron Soft Error ImmunityElectrical Characteristics Maximum RatingsThermal Resistance AC Electrical CharacteristicsCapacitance Parameter Description Test Conditions Max UnitParameter Min Max Parameter Min Max Output Times DLL TimingSwitching Waveforms Read/Write/Deselect Sequence26, 27CY7C1320CV18-267BZXC Ordering InformationCY7C1320CV18-167BZC Document Number 001-07160 Rev. *F Package Diagram Ball Fbga 13 x 15 x 1.4 mmDocument History Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products
Top Page Image Contents