Cypress CY7C0851AV, CY7C0852AV, CY7C0853AV manual Read-to-Write-to-Read OE Controlled 25, 28, 30

Page 19

						CY7C0850AV, CY7C0851AV
						CY7C0852AV, CY7C0853AV
Switching Waveforms (continued)
		Figure 12. Read-to-Write-to-Read (OE Controlled)[25, 28, 30, 31]
	tCH2	tCYC2	tCL2
	tCH2		tCL2
CLK
CE	tSC	tHC
	tSC	tHC
				tSW tHW
R/W	tSW	tHW
ADDRESS	An		An+1	An+2	An+3	An+4	An+5
ADDRESS	tSA	tHA		tSD tHD
	tSA	tHA		tSD tHD
DATAIN			tCD2	Dn+2	Dn+3
			tCD2			tCD2	tCD2

DATAOUT

Q

n

Q

n+1

Q

n+4

tOHZ

OE

READ WRITE READ

Figure 13. Read with Address Counter Advance[30]

		tCYC2
	tCH2	tCL2
CLK
tSA		tHA
ADDRESS	An
tSAD		tHAD
ADS
				tSAD	tHAD
CNTEN
tSCN		tHCN		tSCN	tHCN
				tCD2
DATAOUT	Qx–1		Qx	Qn	Qn+1	Qn+2	Qn+3
	READ		tDC	READ WITH COUNTER	COUNTER HOLD	READ WITH COUNTER
	EXTERNAL			READ WITH COUNTER		READ WITH COUNTER
	ADDRESS

Document #: 38-06070 Rev. *H

Page 19 of 32

[+] Feedback

Image 19

Contents Cypress Semiconductor Corporation 198 Champion Court Functional DescriptionProduct Selection Guide Density Mbit 32K x 64K x 128K x 176TQFP 172FBGAMirror Reg Logic Block DiagramTrue RAM ArrayBall BGA Top View Pin ConfigurationsCY7C0853AV CY7C0850AV CY7C0851AV CY7C0852AV Pin Definitions Mailbox Interrupts Master ResetOperation Description Address Counter and Mask Register Operations Mask Load Operation Mask Reset OperationCounter Interrupt RetransmitCLK Cnten ADS Cntrst MrstProgrammable Counter-Mask Register Operation 1 Ieee 1149.1 Serial Boundary Scan Jtag Performing a TAP ResetCapacitance Electrical CharacteristicsMaximum Ratings Operating RangeNormal Load Load Three-state Delay Load Switching CharacteristicsMaster Reset Timing Port to Port DelaysParameter Description 167/133/100 Unit Min Jtag TimingMaster Reset Switching WaveformsBank Select Read 26 Read-to-Write-to-Read OE Controlled 25, 28, 30 Write with Address Counter Advance Disabled-to-Write-to-Read-to-Write-to-Read Read-to-Readback-to-Read-to-Read R/W = High Counter Reset 32 Readback State of Address Counter or Mask Register35, 36, 37 LeftPort LPort Write to RightPort RPort Read39, 40 Counter Interrupt and Retransmit 34, 42, 43, 44 CLK 64K × 36 2M 3.3V Synchronous CY7C0851AV Dual-Port Sram Ordering Information256K × 36 9M 3.3V Synchronous CY7C0853AV Dual-Port Sram 128K × 36 4M 3.3V Synchronous CY7C0852AV Dual-Port SramBall Fbga 15 x 15 x 1.25 mm Package DiagramsPin Thin Quad Flat Pack 24 × 24 × 1.4 mm Submis Orig. Description of Change Sion Date Document HistoryWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationUSB