Cypress CY7C0851AV, CY7C0852AV, CY7C0853AV manual Programmable Counter-Mask Register Operation 1

Page 11

										CY7C0850AV, CY7C0851AV
										CY7C0852AV, CY7C0853AV
Figure 5. Programmable Counter-Mask Register Operation [1, 12]
Example:	CNTINT
Example:
Load
Counter-Mask	H	0		0	0s		0	1	1	1	1	1		1
Register = 3F
		216		215		26	25	24	23	22	21		20		Mask
				Masked Address				Unmasked Address							Register
				Masked Address				Unmasked Address							bit-0
															bit-0
Load
Address	H	X		X	Xs		X	0	0	1	0	0		0
Counter = 8
		216		215		26	25	24	23	22	21		20		Address
Max															Counter
Max	L	X X			Xs		X	1	1	1	1	1		1	bit-0
Address	L	X X			Xs		X	1	1	1	1	1		1
Register
		216		215		26	25	24	23	22	21		20
Max + 1
Address	H	X		X	Xs		X	0	0	1	0 0		0
Register
		216	215			26	25	24	23	22	21		20

Document #: 38-06070 Rev. *H

Page 11 of 32

[+] Feedback

Image 11

Contents Cypress Semiconductor Corporation 198 Champion Court Functional DescriptionProduct Selection Guide Density Mbit 32K x 64K x 128K x 176TQFP 172FBGAMirror Reg Logic Block DiagramTrue RAM ArrayBall BGA Top View Pin ConfigurationsCY7C0853AV CY7C0850AV CY7C0851AV CY7C0852AV Pin Definitions Operation Description Master ResetMailbox Interrupts Address Counter and Mask Register Operations Mask Load Operation Mask Reset OperationCounter Interrupt RetransmitCLK Cnten ADS Cntrst MrstProgrammable Counter-Mask Register Operation 1 Ieee 1149.1 Serial Boundary Scan Jtag Performing a TAP ResetCapacitance Electrical CharacteristicsMaximum Ratings Operating RangeNormal Load Load Three-state Delay Load Switching CharacteristicsMaster Reset Timing Port to Port DelaysParameter Description 167/133/100 Unit Min Jtag TimingMaster Reset Switching WaveformsBank Select Read 26 Read-to-Write-to-Read OE Controlled 25, 28, 30 Write with Address Counter Advance Disabled-to-Write-to-Read-to-Write-to-Read Read-to-Readback-to-Read-to-Read R/W = High Counter Reset 32 Readback State of Address Counter or Mask Register35, 36, 37 LeftPort LPort Write to RightPort RPort Read39, 40 Counter Interrupt and Retransmit 34, 42, 43, 44 CLK 64K × 36 2M 3.3V Synchronous CY7C0851AV Dual-Port Sram Ordering Information256K × 36 9M 3.3V Synchronous CY7C0853AV Dual-Port Sram 128K × 36 4M 3.3V Synchronous CY7C0852AV Dual-Port SramBall Fbga 15 x 15 x 1.25 mm Package DiagramsPin Thin Quad Flat Pack 24 × 24 × 1.4 mm Submis Orig. Description of Change Sion Date Document HistoryUSB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions