Cypress CY7C0853AV, CY7C0852AV, CY7C0850AV, CY7C0851AV manual Switching Waveforms, Master Reset

Page 17

 

 

 

 

CY7C0850AV, CY7C0851AV

 

 

 

 

CY7C0852AV, CY7C0853AV

Switching Waveforms

 

 

 

 

tRS

 

Figure 8.

Master Reset

MRST

 

 

 

ALL

tRSF

 

 

 

ADDRESS/

 

 

 

 

DATA

tRSS

 

 

 

LINES

tRSR

 

 

ALL

INACTIVE

ACTIVE

 

OTHER

 

INPUTS

 

 

 

 

TMS

 

 

 

 

CNTINT

 

 

 

 

INT

 

 

 

 

TDO

 

 

 

 

 

 

 

Figure 9. Read Cycle[4, 22, 23, 24, 25]

 

tCH2

tCYC2

 

 

 

tCL2

 

CLK

 

 

 

 

CE

 

 

 

 

tSC

 

 

 

tHC

tSC

 

 

 

tHC

 

 

 

 

tSB

 

 

 

 

tHB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

B0–B3

R/W

 

 

 

 

 

 

tSW

tHW

 

 

 

ADDRESS

tSA

tHA

 

 

 

An

An+1

An+2

 

An+3

 

 

DATAOUT

 

1 Latency

tCD2

tDC

 

 

 

Qn

Qn+1

Qn+2

 

 

 

 

 

tCKLZ

 

tOHZ

tOLZ

 

 

 

 

OE

 

 

 

 

tOE

 

 

 

 

 

Notes

22.OE is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.

23.ADS = CNTEN = LOW, and MRST = CNTRST = CNT/MSK = HIGH.

24.The output is disabled (high-impedance state) by CE = VIH following the next rising edge of the clock.

25.Addresses do not have to be accessed sequentially since ADS = CNTEN = VIL with CNT/MSK = VIH constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

Document #: 38-06070 Rev. *H

Page 17 of 32

[+] Feedback

Page 16 Page 18
Image 17
Page 16 Page 18
Contents Product Selection Guide Density Mbit 32K x 64K x 128K x Functional Description176TQFP 172FBGA Cypress Semiconductor Corporation 198 Champion CourtTrue Logic Block DiagramRAM Array Mirror RegBall BGA Top View Pin ConfigurationsCY7C0853AV CY7C0850AV CY7C0851AV CY7C0852AV Pin Definitions Operation Description Master ResetMailbox Interrupts Address Counter and Mask Register Operations Counter Interrupt Mask Reset OperationRetransmit Mask Load OperationCLK Cnten ADS Cntrst MrstProgrammable Counter-Mask Register Operation 1 Ieee 1149.1 Serial Boundary Scan Jtag Performing a TAP ResetMaximum Ratings Electrical CharacteristicsOperating Range CapacitanceNormal Load Load Three-state Delay Load Switching CharacteristicsMaster Reset Timing Port to Port DelaysParameter Description 167/133/100 Unit Min Jtag TimingMaster Reset Switching WaveformsBank Select Read 26 Read-to-Write-to-Read OE Controlled 25, 28, 30 Write with Address Counter Advance Disabled-to-Write-to-Read-to-Write-to-Read Read-to-Readback-to-Read-to-Read R/W = High Counter Reset 32 Readback State of Address Counter or Mask Register35, 36, 37 LeftPort LPort Write to RightPort RPort Read39, 40 Counter Interrupt and Retransmit 34, 42, 43, 44 CLK 256K × 36 9M 3.3V Synchronous CY7C0853AV Dual-Port Sram Ordering Information128K × 36 4M 3.3V Synchronous CY7C0852AV Dual-Port Sram 64K × 36 2M 3.3V Synchronous CY7C0851AV Dual-Port SramBall Fbga 15 x 15 x 1.25 mm Package DiagramsPin Thin Quad Flat Pack 24 × 24 × 1.4 mm Submis Orig. Description of Change Sion Date Document HistoryUSB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions
Top Page Image Contents