Cypress CY7C0853AV, CY7C0852AV, CY7C0850AV, CY7C0851AV Disabled-to-Write-to-Read-to-Write-to-Read

Page 21

CY7C0850AV, CY7C0851AV

CY7C0852AV, CY7C0853AV

Switching Waveforms (continued)

Figure 16. Disabled-to-Write-to-Read-to-Write-to-Read

	tCYC2
	tCL2		tCH2
CLK
CE	tSC	tHC
CE
	tSW		tHW
R/W
	tSA		tHA
ADDRESS	A	n		A	An+2		An+3	An+4
		n		n+1
OE							tOE
OE
	tSD tHD
DATAIN	Dn				Dn+2
							tCD2		Qn+3
DATA								Qn+1	Qn+3
OUT
	DISABLED		WRITE	READ		WRITE	READ		READ
	Figure 17. Disabled-to-Read-to-Disabled-to-Write
	tCYC2
	tCL2		tCH2
CLK
CE	tSC tHC
R/W	tSW tHW
	tSW tHW
ADDRESS	A			A	A	n+2	An+3	An+4
	n			n+1		n+2

tSA

tHA

tOE

OE

tOHZ

tSD

tHD

DATAIN

Dn+2

DATAOUT

tCD2

Qn

Qn+3

DISABLED READ DISABLED

WRITE READ

READ

Document #: 38-06070 Rev. *H

Page 21 of 32

[+] Feedback

Image 21

Contents Product Selection Guide Density Mbit 32K x 64K x 128K x Functional Description176TQFP 172FBGA Cypress Semiconductor Corporation 198 Champion CourtTrue Logic Block DiagramRAM Array Mirror RegBall BGA Top View Pin ConfigurationsCY7C0853AV CY7C0850AV CY7C0851AV CY7C0852AV Pin Definitions Master Reset Mailbox InterruptsOperation Description Address Counter and Mask Register Operations Counter Interrupt Mask Reset OperationRetransmit Mask Load OperationCLK Cnten ADS Cntrst MrstProgrammable Counter-Mask Register Operation 1 Ieee 1149.1 Serial Boundary Scan Jtag Performing a TAP ResetMaximum Ratings Electrical CharacteristicsOperating Range CapacitanceNormal Load Load Three-state Delay Load Switching CharacteristicsMaster Reset Timing Port to Port DelaysParameter Description 167/133/100 Unit Min Jtag TimingMaster Reset Switching WaveformsBank Select Read 26 Read-to-Write-to-Read OE Controlled 25, 28, 30 Write with Address Counter Advance Disabled-to-Write-to-Read-to-Write-to-Read Read-to-Readback-to-Read-to-Read R/W = High Counter Reset 32 Readback State of Address Counter or Mask Register35, 36, 37 LeftPort LPort Write to RightPort RPort Read39, 40 Counter Interrupt and Retransmit 34, 42, 43, 44 CLK 256K × 36 9M 3.3V Synchronous CY7C0853AV Dual-Port Sram Ordering Information128K × 36 4M 3.3V Synchronous CY7C0852AV Dual-Port Sram 64K × 36 2M 3.3V Synchronous CY7C0851AV Dual-Port SramBall Fbga 15 x 15 x 1.25 mm Package DiagramsPin Thin Quad Flat Pack 24 × 24 × 1.4 mm Submis Orig. Description of Change Sion Date Document HistorySales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsUSB