Mitel MT90840 manual Mbps Add/Drop Mode Tpdm Addressing

Page 19

Preliminary Information

MT90840

Serial I/O

TPDM

Channel

Address

 

 

STi0, Ch0

000H

 

CPU Port Addressing:

STi0, Ch1

001H

CAR

Address Bus

 

 

.

 

 

 

1

0

6

5

4

3

2

1

0

.

 

 

 

 

 

 

 

 

 

 

 

STi7, Ch30

0FEH

 

 

Stream

 

 

Channel

 

 

 

 

 

 

 

 

 

 

STi7, Ch31

0FFH

TPCM Contents:

 

 

 

 

 

 

 

 

 

 

 

STo0 (STi8), Ch0

100H

8

7

6 5

 

4

3

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

STo0 (STi8), Ch1

101H

Stream

Channel

 

 

 

 

.

Bits 8:5 select one of 16 streams.

 

 

Bits 4:0 select one of 32 channels

 

 

.

 

per stream.

 

 

 

 

 

 

STo7 (STi15), Ch30

1FEH

 

 

 

 

 

 

 

 

 

 

STo7 (STi15), Ch31

1FFH

 

 

 

 

 

 

 

 

Figure 12a - 2.048 Mbps Add/Drop Mode TPDM

Addressing

Serial Output

RPCM

Channel

Address

 

 

STo0, Ch0

000H

 

CPU Port Addressing:

STo0, Ch1

001H

CAR

Address Bus

 

 

.

 

 

 

1

0

6

5

4

3

2

1

0

.

 

 

 

 

 

 

 

 

 

 

 

STo7, Ch30

0FEH

 

 

Stream

 

 

Channel

 

 

 

 

 

 

 

 

 

 

STi7, Ch31

0FFH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STi0 (STo8), Ch0

100H

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STi0 (STo8), Ch1

101H

 

 

 

 

 

 

 

 

 

.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

.

 

 

 

 

 

 

 

 

 

 

STi7 (STo15), Ch30

1FEH

 

 

 

 

 

 

 

 

 

STi7 (STo15), Ch31

1FFH

 

 

 

 

 

 

 

 

 

Figure 12b - 2.048 Mbps Add/Drop Mode RPCM

Addressing

4.096 Mbps Mode

The 4.096 Mbps mode has 8 input and 8 output streams, and 64 channels per stream. Therefore 3 bits are used to address the 8 streams, and 6 bits are used to address the 64 channels. Figure 13a shows how the Transmit Path Data Memory is read in this mode. Each of the 512 input channels is mapped to an address in the TPDM. CPU reads require the 2 LSBs of the CAR Register, and the 7 LSBs of the address bus. The source-channel address-value written in the TPCM requires 9 bits.

Figure 13b shows how the Receive Path Connection Memory is addressed by the CPU in 4.096 Mbps

mode. Each of the 512 output channels has a control-address in the RPCM. CPU accesses require the 2 LSBs of the CAR Register, and the 7 LSBs of the address bus. Per-channel direction control in this mode is the same as the 2.048 Mbps Balanced mode.

 

 

Serial Input

TPDM

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Channel

Address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CPU Port Addressing:

 

 

 

 

 

 

 

 

 

STi0, Ch0

 

000H

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CAR

 

 

Address Bus

 

 

 

 

 

 

 

 

 

STi0, Ch1

 

001H

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

.

 

 

 

 

1

 

0

 

 

6

 

5

 

 

4

3

2

1

 

0

 

 

 

 

.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Stream

 

 

 

 

 

 

 

 

Channel

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STi7, Ch62

1FEH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1FFH

 

 

TPCM Contents:

 

 

 

 

 

 

 

 

 

 

 

 

 

STi7, Ch63

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

8

 

7

6

 

 

5

 

 

4

3

2

1

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Stream

 

 

Channel

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bits 8:6 select one of 8 streams.

 

 

 

 

 

 

 

 

Bits 5:0 select one of 64 channels

 

 

 

 

 

 

 

 

per stream.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 13a - 4.096 Mbps TPDM Addressing

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Serial Output

RPCM

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Channel

Address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STo0, Ch0

 

000H

CPU Port Addressing:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STo0, Ch1

 

001H

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

.

 

 

CAR

 

Address Bus

 

 

 

 

 

 

 

 

 

 

 

.

 

 

 

1

 

0

 

 

6

 

5

 

4

 

3

 

2

 

1

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STo7, Ch62

1FEH

 

 

Stream

 

 

 

 

 

 

Channel

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1FFH

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

STo7, Ch63

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 13b - 4.096 Mbps RPCM Addressing

8.192 Mbps Mode

The 8.192 Mbps mode has 4 input and 4 output streams, and 128 channels per stream. Therefore 2 bits are used to address the 4 streams, and 7 bits are used to address the 128 channels. Figure 14a shows how the Transmit Path Data Memory is read in this mode. Each of the 512 input channels is mapped to an address in the TPDM. CPU reads require the 2 LSBs of the CAR Register, and the 7 LSBs of the address bus. The source-channel address-value written in the TPCM requires 9 bits.

Figure 14b shows how the Receive Path Connection Memory is addressed by the CPU in 8.192 Mbps mode. Each of the 512 output channels has a control-address in the RPCM. CPU accesses require the 2 LSBs of the CAR Register, and the 7 LSBs of the address bus. Per-channel direction control in this mode is the same as the 2.048 Mbps Balanced mode.

2-249

Page 18 Page 20
Image 19
Page 18 Page 20
Contents Applications FeaturesPin Connections PIN PlccNo Connection Pin DescriptionPin # Description 100Pckt PckrTDI Ground +5 Volt Power SupplyFunctional Description Time Slot Interchange Operation SwitchingDevice Operation Pckr or Pckt TCP bit = PPFTi/o Ppfp bit =1 PDo0-7 C4/8R1&2 4 MHz Serial I/O 2 MbpsSerial I/O 4 Mbps C4/8R1&2 8 MHz Serial I/O 8 Mbps PPFRi PDi0-7Transmit Path Bypass/Parallel-Switching PathReceive Path Serial Data Port Serial Frame Pulse Parallel Port Clock Signals and FramingParallel Data Port Asynchronous Parallel Port With ST-BUS Clock Master Timing and Switching ControlOutput Driver Enable Control Capability Timing Mode 1 TM1 Ring MasterTM1 Multiple-MT90840 Sub-Mode Pfdi Timing Mode 2 TM2 Ring SlaveAsynchronous Parallel Port With ST-BUS Clock Slave Internal 4.096 MHz Clock Divider External PLL and C4 Phase-CorrectionTM2 Multiple-MT90840 Sub-Mode Sfdi Sfdi = Synchronous Parallel Port With ST-BUS Clock SlaveSfdi = MT90840 Per-channel Control Outputs on the Parallel Port MT90840 Throughput DelayMT90840 Per-channel Functions Per-channel Bypass on the Parallel PortMT90840 Throughput Delay Summary Mode Data Rates Minimum Delay Total Throughput DelayPer-channel Direction Control on the Serial Port Per-channel Message Mode Serial and ParallelSTi0 STo0 Per-channel Tri-state Serial and ParallelAddressing Serial Data Memory Addressing2.048 Mbps Add/Drop Mode Tpdm Addressing DTA Data Transfer Acknowledgment Pin Microprocessor PortAddress Mapping of the Internal Registers IRQ Interrupt PinHex Accessing Internal MemoriesMT90840 Register Address Mapping Memory Block-Programming Clock Quality and TM1 Tpcm Access IntegrityClock Quality and TM2 Rpcm Access Integrity Detecting Clock PresenceJtag Support Timing Mode InitializationBoundary-Scan Instruction Register Test Access Port TAPBoundary-Scan Instruction Register I01 Instruction DescriptionHigh Test Data RegistersCells Definition Boundary-Scan Register Cells DefinitionsDR1 Interface Mode Selection Register IMS READ/WRITETiming Mode Register TIM READ/WRITE Register DescriptionAlarm Status Register ALS READ/WRITE General Purpose Mode Register GPM READ/WRITEControl Register CR READ/WRITE Phase Status Registers PSD Read OnlyAB9 AB8 Internal Memory DescriptionAB11 AB10 CTI Distributed Architecture Implemented with the MT90840 Distributed Isochronous NetworkAbsolute Maximum Ratings Parameter Symbol Min Max UnitsCharacteristics Sym Min Typ Max Units Test Conditions Characteristics Sym Min Typ‡ Max Units Test Conditions/PinsTM1 Characteristics Sym Min Typ‡ Max Units Test ConditionsUnits Test Conditions Characteristics Sym Min Typ‡Output Pin Test Point Serial Port with Positive Polarity F0 GCI Serial Port with Negative Polarity F0 ST-BUSSerial Port Timing for 2.048 Mbps TM2 SFDi = 0 and TM3 267 F0 Frame Sync with Positive Polarity Spfp = F0 Frame Sync with Negative Polarity Spfp =Serial Port Timing for 8.192 Mbps TM1 and TM2 SFDi = Frame Sync with Negative Polarity Spfp = Frame Sync with Positive Polarity Spfp =Timing for the Parallel Port External Control Lines CTo0-3 Parallel Port Receive Timing AC Electrical Characteristics Parallel Data PortParallel Port in Timing Mode 774 Up to 3 C4 cycles + Register takd-wr RD/WRAD0 Intel/National Multiplexed Bus TimingCharacteristics Sym Min AC Electrical Characteristics† Motorola Multiplexed Bus ModeAD0-13 AD0-7Boundary Scan Test Port Timing Parameter Symbol Min Max Units Test ConditionsDim Min Max Dimensions in inches are not exactNot to scale 280

MT90840 specifications

The Mitel MT90840 is an advanced telecommunications device designed to enhance connectivity and communication capabilities for various applications. With its robust array of features and technologies, the MT90840 is well-suited for businesses looking to improve their communications infrastructure.

One of the standout features of the Mitel MT90840 is its integration of voice and data services. This allows users to manage their communications more efficiently, streamlining operations and reducing costs. The device supports a wide range of voice codecs, ensuring high-quality audio during calls and providing flexibility for users who may require different standards for different applications.

Another key characteristic of the MT90840 is its scalability. The device is designed to grow with the needs of a business. It supports multiple lines and can be configured to handle an increasing number of users without compromising performance. This scalability is particularly advantageous for organizations that may undergo growth or changes in their communication needs over time.

The Mitel MT90840 also incorporates advanced networking technologies, such as VoIP (Voice over Internet Protocol). This allows users to make voice calls using the internet rather than traditional phone lines, reducing costs for long-distance calls and improving overall communication efficiency. The device is equipped with features that support secure, encrypted communication, further protecting sensitive data and conversations from potential breaches.

Additionally, the MT90840 is designed with user-friendliness in mind. It features an intuitive interface that simplifies operation, making it accessible even for those who may not be tech-savvy. The device is compatible with various peripherals, such as headsets and conferencing equipment, further enhancing its usability in diverse settings, from small offices to large conference rooms.

Moreover, the Mitel MT90840 offers excellent interoperability with a variety of third-party applications. This flexibility enables organizations to integrate the device into their existing systems seamlessly, thereby enhancing productivity without requiring a complete technological overhaul.

In conclusion, the Mitel MT90840 stands out as a versatile and reliable telecommunications solution. Its rich feature set, including voice and data integration, scalability, VoIP capabilities, user-friendly interface, and interoperability, makes it an ideal choice for businesses looking to elevate their communications strategy.
Top Page Image Contents