Mitel MT90840 manual Jtag Support, Timing Mode Initialization

Page 23

Preliminary Information

MT90840

DR1-0 and FDC in the IMS register) before programming the RPCM.

b)The GPM Register is written. The CPU sets the Block-Programming Enable (BPE) bit to HIGH and the Block-Programming Data (BPD7-4) bits to the desired value. This action causes the contents of the BPD7-4 bits to be loaded into the four most significant bits of all addresses in TPCM High, or RPCM High (as set by the Control Register).

c)The user waits 250 μsec (two frames) to allow the TPCM High (2430 positions) or RPCM High (512 positions) to be entirely loaded with the new pattern.

d)After 250 μsec, the user should check that the BPE bit is LOW, indicating that the Block Program completed successfully. If the BPE bit does not return to LOW, the necessary TDM clock input may not be available. The BPE bit can be written LOW to force an end to the Block Programming.

Procedures a, b, c, and d must be performed twice if both TPCM and RPCM have to be initialized.

Block-programming requires stable F0 and PPFRi framing to function properly. If the framing jumps during block-programming, a section of memory may be missed. RPCM block-programming is dependent on the C4/8 serial port clock and F0 framing. TPCM block programming is dependent on the PCKT clock, and F0 framing (PCKR, PPFRi and F0 in TM2). DIN should not be active during block programming.

If there is some doubt about the quality of the clocks in a particular application, block-programming options include:

-1- If a stable C4/8 serial port clock is not available, or if a stable F0i frame is not available, use TM2 with

Internal Clocks (INTCLK=1) to perform block-programming of RPCM.

-2- If stable PPFRi framing is not available in TM2, disable the external gate driving PPFRi and use free-running framing to perform block-programming of TPCM (and/or Internal Clocks mode to block-program RPCM).

The interrupt source bits can also be monitored during block-programming. If PPCE, or RXPAA (in TM2), or TXPAA (in TM1), is asserted during block-programming, a framing error has occurred and the block-programming should be repeated.

Timing Mode Initialization

On system power-up, the CPU should program the MT90840 IMS, GPM, and TIM registers to establish the data rates, the Timing Mode (1,2,3,4), and the framing polarity of the device. The MT90840 will then adjust its internal rate conversion and time interchange circuits to accommodate the different rates set at both data ports.

To perform the rate conversions between the serial and the parallel ports, the MT90840 provides a phase alignment circuit, monitored by the RXPAA and TXPAA interrupt bits. In TM1 and in TM2 with external clocks (INTCLK=0) the phase alignment circuit works automatically to maintain the relative phase of the serial and parallel ports. The DIN bit in the GPM register works with this circuit by reducing the window, forcing the phase alignment circuit to center the relative phases.

After the parallel and serial port reference clocks (PCKT/PCKR and C4/8R1/C4/8R2) are stable, the DIN bit in the GPM Register can be set HIGH. The DIN bit will auto-reset itself after 8 frames, returning to LOW. (It can also be written LOW by the CPU.) The DIN bit procedure is especially useful in TM2. In TM1 the DIN bit also centers the phase relation, but the movement of the transmit parallel port timing during the 8 frames that DIN is asserted may cause data or framing errors in connected devices. The RPCM and TPCM should not be written to by the CPU while DIN is asserted.

JTAG Support

BOUNDARY -SCAN CELL(BSC)

BSC

BSC

BSC

BSC

T

TEST DATA IN (TDI)

A

 

 

 

 

P

 

 

 

 

 

C

TEST CLOCK (TCK)

 

 

 

 

O

 

CORE LOGIC

 

N

 

 

 

T

TEST MODE

 

 

 

 

R

 

 

 

 

O

SELECT (TMS)

 

 

 

 

L

 

 

 

 

 

L

 

BSC

BSC

BSC

BSC

E

TEST DATA OUT (TDO)

R

 

 

 

 

 

Figure 15 - A Typical Boundary-Scan IC

The MT90840 boundary-scan circuitry functions in accordance with IEEE Std 1149.1a (often referred to as JTAG boundary-scan). The standard specifies a

design-for-testability technique called Boundary-Scan Test (BST). A boundary-scan IC has

ashift-register stage or ‘Boundary-Scan Cell’ (BSC) in between the core logic and the I/O buffers adjacent to each I/O pin. The boundary-scan cellscan control and observe what happens at each

2-253

Image 23
Contents Applications FeaturesPin Connections PIN PlccNo Connection Pin DescriptionPin # Description 100TDI PckrPckt Ground +5 Volt Power SupplyDevice Operation Time Slot Interchange Operation SwitchingFunctional Description Pckr or Pckt TCP bit = PPFTi/o Ppfp bit =1 PDo0-7 C4/8R1&2 4 MHz Serial I/O 2 MbpsSerial I/O 4 Mbps C4/8R1&2 8 MHz Serial I/O 8 Mbps PPFRi PDi0-7Receive Path Bypass/Parallel-Switching PathTransmit Path Serial Data Port Parallel Data Port Parallel Port Clock Signals and FramingSerial Frame Pulse Asynchronous Parallel Port With ST-BUS Clock Master Timing and Switching ControlOutput Driver Enable Control Capability Timing Mode 1 TM1 Ring MasterAsynchronous Parallel Port With ST-BUS Clock Slave Timing Mode 2 TM2 Ring SlaveTM1 Multiple-MT90840 Sub-Mode Pfdi TM2 Multiple-MT90840 Sub-Mode Sfdi External PLL and C4 Phase-CorrectionInternal 4.096 MHz Clock Divider Sfdi = MT90840 Synchronous Parallel Port With ST-BUS Clock SlaveSfdi = Per-channel Control Outputs on the Parallel Port MT90840 Throughput DelayMT90840 Per-channel Functions Per-channel Bypass on the Parallel PortMT90840 Throughput Delay Summary Mode Data Rates Minimum Delay Total Throughput DelayPer-channel Direction Control on the Serial Port Per-channel Message Mode Serial and ParallelSTi0 STo0 Per-channel Tri-state Serial and ParallelAddressing Serial Data Memory Addressing2.048 Mbps Add/Drop Mode Tpdm Addressing DTA Data Transfer Acknowledgment Pin Microprocessor PortAddress Mapping of the Internal Registers IRQ Interrupt PinMT90840 Register Address Mapping Accessing Internal MemoriesHex Memory Block-Programming Clock Quality and TM1 Tpcm Access IntegrityClock Quality and TM2 Rpcm Access Integrity Detecting Clock PresenceJtag Support Timing Mode InitializationBoundary-Scan Instruction Register Test Access Port TAPBoundary-Scan Instruction Register I01 Instruction DescriptionHigh Test Data RegistersCells Definition Boundary-Scan Register Cells DefinitionsDR1 Interface Mode Selection Register IMS READ/WRITETiming Mode Register TIM READ/WRITE Register DescriptionAlarm Status Register ALS READ/WRITE General Purpose Mode Register GPM READ/WRITEControl Register CR READ/WRITE Phase Status Registers PSD Read OnlyAB9 AB8 Internal Memory DescriptionAB11 AB10 CTI Distributed Architecture Implemented with the MT90840 Distributed Isochronous NetworkAbsolute Maximum Ratings Parameter Symbol Min Max UnitsCharacteristics Sym Min Typ Max Units Test Conditions Characteristics Sym Min Typ‡ Max Units Test Conditions/PinsTM1 Characteristics Sym Min Typ‡ Max Units Test ConditionsOutput Pin Test Point Characteristics Sym Min Typ‡Units Test Conditions Serial Port with Positive Polarity F0 GCI Serial Port with Negative Polarity F0 ST-BUSSerial Port Timing for 2.048 Mbps TM2 SFDi = 0 and TM3 267 F0 Frame Sync with Positive Polarity Spfp = F0 Frame Sync with Negative Polarity Spfp =Serial Port Timing for 8.192 Mbps TM1 and TM2 SFDi = Frame Sync with Negative Polarity Spfp = Frame Sync with Positive Polarity Spfp =Timing for the Parallel Port External Control Lines CTo0-3 Parallel Port Receive Timing AC Electrical Characteristics Parallel Data PortParallel Port in Timing Mode 774 Up to 3 C4 cycles + Register takd-wr RD/WRAD0 Intel/National Multiplexed Bus TimingCharacteristics Sym Min AC Electrical Characteristics† Motorola Multiplexed Bus ModeAD0-13 AD0-7Boundary Scan Test Port Timing Parameter Symbol Min Max Units Test ConditionsNot to scale Dimensions in inches are not exactDim Min Max 280

MT90840 specifications

The Mitel MT90840 is an advanced telecommunications device designed to enhance connectivity and communication capabilities for various applications. With its robust array of features and technologies, the MT90840 is well-suited for businesses looking to improve their communications infrastructure.

One of the standout features of the Mitel MT90840 is its integration of voice and data services. This allows users to manage their communications more efficiently, streamlining operations and reducing costs. The device supports a wide range of voice codecs, ensuring high-quality audio during calls and providing flexibility for users who may require different standards for different applications.

Another key characteristic of the MT90840 is its scalability. The device is designed to grow with the needs of a business. It supports multiple lines and can be configured to handle an increasing number of users without compromising performance. This scalability is particularly advantageous for organizations that may undergo growth or changes in their communication needs over time.

The Mitel MT90840 also incorporates advanced networking technologies, such as VoIP (Voice over Internet Protocol). This allows users to make voice calls using the internet rather than traditional phone lines, reducing costs for long-distance calls and improving overall communication efficiency. The device is equipped with features that support secure, encrypted communication, further protecting sensitive data and conversations from potential breaches.

Additionally, the MT90840 is designed with user-friendliness in mind. It features an intuitive interface that simplifies operation, making it accessible even for those who may not be tech-savvy. The device is compatible with various peripherals, such as headsets and conferencing equipment, further enhancing its usability in diverse settings, from small offices to large conference rooms.

Moreover, the Mitel MT90840 offers excellent interoperability with a variety of third-party applications. This flexibility enables organizations to integrate the device into their existing systems seamlessly, thereby enhancing productivity without requiring a complete technological overhaul.

In conclusion, the Mitel MT90840 stands out as a versatile and reliable telecommunications solution. Its rich feature set, including voice and data integration, scalability, VoIP capabilities, user-friendly interface, and interoperability, makes it an ideal choice for businesses looking to elevate their communications strategy.