Manuals / AMD / Computer Equipment / Typewriter

AMD x86 SBB mreg16/32, reg16/32, SBB mem16/32, reg16/32, SBB reg8, mreg8, SBB reg8, mem8, 91h

Models: x86

1 256

Download 256 pages 58.62 Kb

Page 219

22007E/0 — November 1999

AMD Athlon™ Processor x86 Code Optimization

Table 19. Integer Instructions (Continued)

	Instruction Mnemonic	First	Second	ModR/M	Decode
	Instruction Mnemonic	Byte	Byte	Byte	Type
		Byte	Byte	Byte	Type

	SBB mreg16/32, reg16/32	19h		11-xxx-xxx	DirectPath

	SBB mem16/32, reg16/32	19h		mm-xxx-xxx	DirectPath

	SBB reg8, mreg8	1Ah		11-xxx-xxx	DirectPath

	SBB reg8, mem8	1Ah		mm-xxx-xxx	DirectPath

	SBB reg16/32, mreg16/32	1Bh		11-xxx-xxx	DirectPath

	SBB reg16/32, mem16/32	1Bh		mm-xxx-xxx	DirectPath

	SBB AL, imm8	1Ch			DirectPath

	SBB EAX, imm16/32	1Dh			DirectPath

	SBB mreg8, imm8	80h		11-011-xxx	DirectPath

	SBB mem8, imm8	80h		mm-011-xxx	DirectPath

	SBB mreg16/32, imm16/32	81h		11-011-xxx	DirectPath

	SBB mem16/32, imm16/32	81h		mm-011-xxx	DirectPath

	SBB mreg16/32, imm8 (sign extended)	83h		11-011-xxx	DirectPath

	SBB mem16/32, imm8 (sign extended)	83h		mm-011-xxx	DirectPath

	SCASB AL, mem8	AEh			VectorPath

	SCASW AX, mem16	AFh			VectorPath

	SCASD EAX, mem32	AFh			VectorPath

	SETO mreg8	0Fh	90h	11-xxx-xxx	DirectPath

	SETO mem8	0Fh	90h	mm-xxx-xxx	DirectPath

	SETNO mreg8	0Fh	91h	11-xxx-xxx	DirectPath

	SETNO mem8	0Fh	91h	mm-xxx-xxx	DirectPath

	SETB/SETC/SETNAE mreg8	0Fh	92h	11-xxx-xxx	DirectPath

	SETB/SETC/SETNAE mem8	0Fh	92h	mm-xxx-xxx	DirectPath

	SETAE/SETNB/SETNC mreg8	0Fh	93h	11-xxx-xxx	DirectPath

	SETAE/SETNB/SETNC mem8	0Fh	93h	mm-xxx-xxx	DirectPath

	SETE/SETZ mreg8	0Fh	94h	11-xxx-xxx	DirectPath

	SETE/SETZ mem8	0Fh	94h	mm-xxx-xxx	DirectPath

	SETNE/SETNZ mreg8	0Fh	95h	11-xxx-xxx	DirectPath

	SETNE/SETNZ mem8	0Fh	95h	mm-xxx-xxx	DirectPath

	SETBE/SETNA mreg8	0Fh	96h	11-xxx-xxx	DirectPath

	SETBE/SETNA mem8	0Fh	96h	mm-xxx-xxx	DirectPath

	SETA/SETNBE mreg8	0Fh	97h	11-xxx-xxx	DirectPath

	SETA/SETNBE mem8	0Fh	97h	mm-xxx-xxx	DirectPath

Instruction Dispatch and Execution Resources

203

Image 219

AMD x86 SBB mreg16/32, reg16/32, SBB mem16/32, reg16/32, SBB reg8, mreg8, SBB reg8, mem8, SBB reg16/32, mreg16/32, 91h

Contents

AMD AthlonTM Processor Trademarks Contents Instruction Decoding Optimizations Cache and Memory Optimizations Scheduling Optimizations Floating-Point Optimizations General x86 Optimization Guidelines 127 Appendix B Pipeline and Execution Unit Resources Overview Appendix E Programming the Mtrr and PAT List of Figures Xii List of Tables Xiv Revision History Xvi About this Document IntroductionSource Level Optimizations. Describes optimizations that AMD Athlon Processor Family AMD Athlon Processor Microarchitecture Summary AMD Athlon Processor Microarchitecture Summary AMD Athlon Processor x86 Code Optimization Top Optimizations Use the 3DNow! Prefetch and Prefetchw Instructions Memory Size and Alignment IssuesOptimization Star Group I Optimizations Essential OptimizationsUse Load-Execute Instructions Group II Optimizations-Secondary OptimizationsSelect DirectPath Over VectorPath Instructions Load-Execute Instruction UsageTake Advantage of Write Combining Use 3DNow! InstructionsAvoid Branches Dependent on Random Data Avoid Placing Code and Data in the Same 64-Byte Cache Line 22007E/0 November Use 32-Bit Data Types for Integer Code Source Level OptimizationsConsider the Sign of Integer Operands Example 1 AvoidExample Preferred Use signed types for Use Array Style Instead of Pointer Style CodeExample Avoid Use unsigned types forVertex Example 2 Preferred Avoid Unnecessary Store-to-Load Dependencies Completely Unroll Small LoopsAvoid Unnecessary Store-to-Load Dependencies Consider Expression Order in Compound Branch Conditions Switch Statement Usage Optimize Switch StatementsUse Prototypes for All Functions Use Const Type Qualifier Generic Loop HoistingExample Generalization for Multiple Constant Control Code Declare Local Functions as Static Introduce Explicit Parallelism into Code Dynamic Memory Allocation ConsiderationExplicitly Extract Common Subexpressions Preferred Language Structure Component ConsiderationsExample AvoidSort Local Variables According to Base Type Size Original ordering AvoidNew ordering, with padding Preferred Improved ordering Preferred Accelerating Floating-Point Divides and Square RootsAccelerating Floating-Point Divides and Square Roots Avoid Unnecessary Integer Division AMD Athlon Processor x86 Code Optimization Overview Instruction Decoding OptimizationsSelect DirectPath Over VectorPath Instructions Load-Execute Instruction UsageUse Load-Execute Integer Instructions TOP Use Short Instruction Lengths Align Branch Targets in Program Hot SpotsExample 2 Avoid Avoid Partial Register Reads and WritesReplace Certain Shld Instructions with Alternative Code Use 8-Bit Sign-Extended ImmediatesCode Padding Using Neutral Code Fillers Use 8-Bit Sign-Extended DisplacementsRecommendations for the AMD Athlon Processor Code Padding Using Neutral Code Fillers AMD Athlon Processor x86 Code Optimization NOP6EDI AMD Athlon Processor x86 Code Optimization Memory Size and Alignment Issues Cache and Memory OptimizationsAvoid Memory Size Mismatches Use the 3DNow! Prefetch and Prefetchw Instructions Align Data Where PossibleCode Example Multiple PrefetchesMOV ECX, -LARGENUM Prefetch Distance = 200 DS/C bytes Determining Prefetch DistanceAvoid Placing Code and Data in the Same 64-Byte Cache Line Take Advantage of Write CombiningStore-to-Load Forwarding Pitfalls -True Dependencies Store-to-Load Forwarding RestrictionsExample 4 Avoid Example 3 AvoidExample 5 Preferred Example 6 AvoidExample 7 Avoid Summary of Store-to-Load Forwarding Pitfalls to Avoid Stack Alignment ConsiderationsAlign Tbyte Variables on Quadword Aligned Addresses Sort Variables According to Base Type Size Avoid Branches Dependent on Random Data Branch OptimizationsBlended AMD-K6and AMD Athlon Processor Code AMD Athlon Processor Specific CodeAlways Pair Call and Return Example 6 Increment Ring Buffer OffsetExample 7 Integer Signum Function Muxing Constructs Replace Branches with Computation in 3DNow! CodeSample Code Translated into 3DNow! Code Code3DNow! code MM5 Pfsub Psrad Avoid Far Control Transfer Instructions Avoid the Loop InstructionAvoid Recursive Functions Complete Loop Unrolling Scheduling OptimizationsSchedule Instructions According to their Latency Unrolling LoopsPartial Loop Unrolling With Partial Loop Unrolling Without Loop UnrollingExample 1 rolled loop Deriving LoopControl For Partially Unrolled LoopsOverview Use Function InliningAlways Inline Functions if Called from One Site Avoid Address Generation InterlocksMinimize Pointer Arithmetic in Loops Use Movzx and MovsxMOV ECX, Maxsize Example 3 Preferred Push Memory Data CarefullyPush Memory Data Carefully Integer Optimizations Replace Divides with MultipliesMultiplication by Reciprocal Division Utility Unsigned Division by Multiplication of Constant Signed Division by Multiplication of Constant Simpler Code forRestricted Dividend Integer 2 or Signed Division BySigned Division By 2n Remainder of SignedInteger 2n or -2n Use Alternative Code When Multiplying by a ConstantADD REG1, REG1 REG1, REG2 SHL Use MMX Instructions for Integer-Only Work Repeated String Instruction Usage Latency of Repeated String InstructionsGuidelines for Repeated String Instructions Destination with Using MovqEnsure DF=0 UP Align SourceEfficient 64-Bit Integer Arithmetic Use XOR Instruction to Clear Integer RegistersExample 4 Left shift Example 5 Right shiftExample 6 Multiplication EBX, ESP+12 Dividendlo Example 7 DivisionExample 8 Remainder SHR EDX Step Efficient Implementation of Population Count FunctionBit field. Thus the following computation is performed MOV EDX, EDX SHR Derivation of Multiplier Used for Integer Division by Utility sdiv.exe was compiled using the following code MOV ECX EDX Imul ADD SHR SAR Floating-Point Optimizations Ensure All FPU Data is AlignedUse Multiplies Rather than Divides Use Ffreep Macro to Pop One Register from the FPU Stack Floating-Point Compare InstructionsUse the Fxch Instruction Rather than FST/FLD Pairs Avoid Using Extended-Precision DataExample 1 Fast Minimize Floating-Point-to-Integer ConversionsExample 2 Potentially faster Example 4 Fastest Example 3 Potentially fasterFloating-Point Subexpression Elimination 104 Take Advantage of the Fsincos Instruction 106 3DNow! and MMX Optimizations Use 3DNow! InstructionsUse Femms Instruction Use 3DNow! Instructions for Fast Division Optimized 14-Bit Precision DivideOptimized Full 24-Bit Precision Divide Newton-Raphson Reciprocal Pipelined Pair of 24-Bit Precision DividesOptimized 24-Bit Precision Square Root Optimized 15-Bit Precision Square RootNewton-Raphson Reciprocal Square Root Blended Code 3DNow! and MMX Intra-Operand SwappingAMD Athlon Specific CodeUse MMX Pxor to Negate 3DNow! Data Fast Conversion of Signed Words to Floating-PointPositive Use MMX Pcmp Instead of 3DNow! PfcmpBoth Numbers Positive One Negative, OneAMD-K6and AMD Athlon Processor Blended Code Use MMX Instructions for Block Copies and Block Fills116 Processor Specific Use MMX Pxor to Clear All Bits in an MMX Register Use MMX Pcmpeqd to Set All Bits in an MMX Register Optimized Matrix MultiplicationMOV EBX, RES Optimized Matrix Multiplication 121 Data Use 3DNow! Pavgusb for MPEG-2 Motion Compensation MM0=QWORD1 Stream of Packed Unsigned Bytes Complex Number Arithmetic Short Forms General x86 Optimization GuidelinesDependencies Register OperandsStack Allocation Introduction AMD Athlon Processor MicroarchitectureSuperscalar Processor AMD Athlon Processor MicroarchitectureAMD Athlon Processor Microarchitecture 131 Branch Prediction PredecodeEarly Decoding Data Cache Instruction Control UnitInteger Execution Unit Integer SchedulerFloating-Point Scheduler 12 to Floating-Point Execution UnitLoad/Store Unit Load-Store Unit LSUL2 Cache Controller Write CombiningAMD Athlon System Bus 140 AMD Athlon Processor Microarchitecture Fetch and Decode Pipeline Stages Pipeline and Execution Unit Resources OverviewC T L R O M Cycle 3 VectorPath Cycle 1-FETCHCycle 2-SCAN Cycle 3 DirectPathInteger Pipeline Stages Integer Pipeline StagesCycle 10 -DCACC Cycle 7-SCHEDCycle 8-EXEC Cycle 9-ADDGENFloating-Point Pipeline Stages Floating-Point Pipeline StagesCycle 10 -SCHED Cycle 7-STKRENCycle 8-REGREN Cycle 9-SCHEDWResults Execution Unit ResourcesTerminology OperandsInteger Pipeline Operations Integer Pipeline Operation TypesInteger Decode Types Floating-Point Pipeline Operations Floating-Point Pipeline Operation TypesFloating-Point Decode Types Load/Store Pipeline Operations Load/Store Unit StagesStage 1 Cycle Stage 2 Cycle Stage 3 Cycle Code Sample Analysis Imul EAX, ECX INC ESI MOV ADD EDI, EBX SHLINC EBX ADD ESI, EDX Sample 2 Integer Register and Memory Load Operations DEC EDX MOV EDI, ECX SUBSAR Implementation Write Combining Appendix CWhat is Write Combining? Write-Combining Definitions and AbbreviationsProgramming Details Write-Combining Operations INIT, Halt Write Combining Completion EventsSending Write-Buffer Data to the System AMD Athlon System Bus Commands Generation Rules160 Write-Combining Operations Performance Counter Usage Performance-Monitoring CountersPerfEvtSel30 Registers PerfEvtSel30 MSRs MSR Addresses C0010000h-C0010003hPerformance Counter Usage 163 Performance-Monitoring Counters 74h 65h73h Snoop hitsInstruction cache misses Event Source Event DescriptionWaited to use the L2 Instruction cache fetchesPerfCtr30 MSRs MSR Addresses C0010004h-C0010007h Starting and Stopping the Performance-Monitoring Counters Event and Time-Stamp Monitoring SoftwareMonitoring Counter Overflow 170 Monitoring Counter Overflow Memory Type Range Register Mtrr Mechanism Programming the Mtrr172 Memory Type Range Register Mtrr Mechanism Fixed Ranges FFFFFFFFh100000h Kbytes each Fixed Ranges C0000h 80000h Register Format Memory TypesMemory Type Encodings Mtrr CapabilityMemory Type Range Register Mtrr Mechanism 175 Standard Mtrr Types and Properties Attribute Table MSR 277h Attribute Table PATPATi PAT Entry Reset ValuePATi 3-Bit Encodings MTRRs and PATPAT Memory Type Mtrr Memory Type Effective Memory Type Based on PAT and MTRRsInput Memory Type Final Output Memory TypesAttribute Table PAT 181 C7FFF C6FFF C5FFF C4FFF C3FFF C2FFF C1FFF C0FFF 7FFFF 6FFFF 5FFFF 4FFFF 3FFFF 2FFFF 1FFFF 0FFFF9FFFF 9BFFF 97FFF 93FFF 8FFFF 8BFFF 87FFF 83FFF Bffff Bbfff B7FFF B3FFF Affff Abfff A7FFF A3FFFAttribute Table PAT 183 MTRRphysMaskn Register Format MTRR-Related Model-Specific Register MSR Map 186 Instruction Dispatch Execution Resources Appendix FAAM Integer InstructionsAAA AADADC mreg16/32, reg16/32 ModR/M Decode ByteADC mreg8, reg8 ADC mem8, reg8Bswap EDX BoundBswap EAX Bswap ECXCLI CBW/CWDECLC CLDCMOVG/CMOVNLE reg16/32, mem16/32 0Fh CMOVE/CMOVZ reg16/32, reg16/32 0FhCMOVE/CMOVZ reg16/32, mem16/32 0Fh CMOVG/CMOVNLE reg16/32, reg16/32 0FhDAS CpuidCWD/CDQ DAAEAX, DX EnterAL, DX AX, DXInvlpg InvdLeave LahfLSL reg16/32, mem16/32 0Fh 03h LOOPE/LOOPZ disp8 E1hLOOPNE/LOOPNZ disp8 E0h LSL reg16/32, mreg16/32 0Fh 03hNOP Xchg EAX, EAX POP ES OUT DX, ALOUT DX, AX OUT DX, EAXPOP ESI POP EBXPOP ESP POP EBPRdmsr RdpmcRdtsc Sahf SBB reg8, mem8 SBB mreg16/32, reg16/32SBB mem16/32, reg16/32 SBB reg8, mreg8Setns mem8 Sets mreg8Sets mem8 Setns mreg8STC STDSTI Sysret SyscallSysenter SysexitXchg EAX, EBX Xchg EAX, EAXXchg EAX, ECX Xchg EAX, EDXEmms MMX InstructionsPcmpeqb mmreg1, mmreg2 Pandn mmreg1, mmreg2DFh Pandn mmreg, mem64FADD/FMUL FPU MMX ExtensionsFloating-Point Instructions Fcompp FcosFdecstp Fincstp FinitFLD1 FLDLN2 FLDL2EFLDL2T FLDLG2Fucomp Fstsw AXFtst FucomFemms DNow! InstructionsDNow! Extensions DirectPath Instructions DirectPath versus VectorPath InstructionsDirectPath Integer Instructions BT mreg16/32, reg16/32 BT mreg16/32, imm8 BT mem16/32, imm8CBW/CWDE CLC CMC INC mreg8 INC mem8 INC mreg16/32 INC mem16/32 JO short disp8 DEC mreg8 DEC mem8 DEC mreg16/32 DEC mem16/32222 DirectPath Instructions DirectPath Instructions 223 224 DirectPath Instructions Wait Xchg EAX, EAX 226 DirectPath Instructions DirectPath MMX Instructions DirectPath MMX Extensions FLD1 FLDL2E FLDL2T FLDLG2 FLDLN2 Fldpi Fldz DirectPath Floating-Point InstructionsFcompp Fdecstp Fist mem16intFtst Fucom Fucomp Fucompp Fwait Fxch CLD CLI Clts VectorPath InstructionsVectorPath Integer Instructions AAA AAD AAM AASAL, DX AX, DX EAX, DX Invd Invlpg Instruction Mnemonic DIV EAX, mem16/32Rdmsr Rdpmc Rdtsc POP mreg 16/32 POP mem 16/32Push mreg16/32 Push mem16/32 PUSHA/PUSHAD PUSHF/PUSHFDWbinvd Wrmsr VectorPath MMX InstructionsVectorPath MMX Extensions Syscall Sysenter Sysexit SysretFxam Fxtract FYL2X FYL2XP1 VectorPath Floating-Point InstructionsFptan Fpatan Frndint Fscale Fsin Fsincos236 Index 238 Index Index 239 240 Index