CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25
and the IOs must be
Single Write Accesses Initiated by ADSC
This write access is initiated when the following conditions are satisfied at clock rise: (1) CE1, CE2, and CE3 [2] are all
asserted active, (2) ADSC is asserted LOW, (3) ADSP is deserted HIGH, and (4) the write input signals (GW, BWE, and BWX) indicate a write access. ADSC is ignored if ADSP is active LOW.
The addresses presented are loaded into the address register and the burst counter, the control logic, or both, and delivered to the memory core. The information presented to DQX will be written into the specified address location. Byte writes are allowed. All IOs are
Burst Sequences
The CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/ CY7C1383FV25 provides an
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. CE1, CE2, CE3 [2], ADSP, and ADSC must remain inactive for the duration of tZZREC after the ZZ input returns LOW.
Interleaved Burst Address Table (MODE = Floating or VDD)
First | Second | Third | Fourth |
Address | Address | Address | Address |
A1: A0 | A1: A0 | A1: A0 | A1: A0 |
00 | 01 | 10 | 11 |
|
|
|
|
01 | 00 | 11 | 10 |
|
|
|
|
10 | 11 | 00 | 01 |
|
|
|
|
11 | 10 | 01 | 00 |
|
|
|
|
Linear Burst | Address | Table (MODE | = GND) |
First | Second | Third | Fourth |
Address | Address | Address | Address |
A1: A0 | A1: A0 | A1: A0 | A1: A0 |
00 | 01 | 10 | 11 |
|
|
|
|
01 | 10 | 11 | 00 |
|
|
|
|
10 | 11 | 00 | 01 |
|
|
|
|
11 | 00 | 01 | 10 |
|
|
|
|
ZZ Mode Electrical Characteristics
Parameter | Description | Test Conditions | Min. | Max. | Unit |
IDDZZ | Sleep mode standby current | ZZ > VDD – 0.2V |
| 80 | mA |
tZZS | Device operation to ZZ | ZZ > VDD – 0.2V |
| 2tCYC | ns |
tZZREC | ZZ recovery time | ZZ < 0.2V | 2tCYC |
| ns |
tZZI | ZZ active to sleep current | This parameter is sampled |
| 2tCYC | ns |
tRZZI | ZZ Inactive to exit sleep current | This parameter is sampled | 0 |
| ns |
Document #: | Page 8 of 28 |
[+] Feedback