Cypress Document History Page, CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25, Ecn No

Models: CY7C1383DV25 CY7C1381FV25 CY7C1381DV25 CY7C1383FV25

1 28
Download 28 pages 41.6 Kb
Page 28
Image 28
Document History Page

CY7C1381DV25, CY7C1381FV25

CY7C1383DV25, CY7C1383FV25

Document History Page

Document Title: CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/CY7C1383FV25, 18-Mbit (512K x 36/1M x 18)

Flow-Through SRAM

Document Number: 38-05547

REV.

ECN NO.

Issue Date

Orig. of

Description of Change

Change

 

 

 

 

 

 

 

 

 

**

254518

See ECN

RKF

New data sheet

 

 

 

 

 

*A

288531

See ECN

SYT

Edited description under “IEEE 1149.1 Serial Boundary Scan (JTAG)” for

 

 

 

 

non-compliance with 1149.1

 

 

 

 

Removed 117Mhz Speed Bin

 

 

 

 

Added Pb-free information for 100-Pin TQFP, 119 BGA and 165 FBGA

 

 

 

 

Packages

 

 

 

 

Added comment of ‘Pb-free BG packages availability’ below the Ordering

 

 

 

 

Information

*B

326078

See ECN

PCI

Address expansion pins/balls in the pinouts for all packages are modified as

 

 

 

 

per JEDEC standard

 

 

 

 

Added description on EXTEST Output Bus Tri-State

 

 

 

 

Changed description on the Tap Instruction Set Overview and Extest

 

 

 

 

Changed Device Width (23:18) for 119-BGA from 000001 to 101001

 

 

 

 

Added separate row for 165 -FBGA Device Width (23:18)

 

 

 

 

Changed ΘJA and ΘJC for TQFP Package from 31 and 6 °C/W to 28.66 and

 

 

 

 

4.08 °C/W respectively

 

 

 

 

Changed ΘJA and ΘJc or BGA Package from 45 and 7 °C/W to 23.8 and 6.2

 

 

 

 

°C/W respectively

 

 

 

 

Changed ΘJA and ΘJc for FBGA Package from 46 and 3 °C/W to 20.7 and

 

 

 

 

4.0 °C/W respectively

 

 

 

 

Modified VOL, VOH test conditions

 

 

 

 

Removed comment of ‘Pb-free BG packages availability’ below the Ordering

 

 

 

 

Information

 

 

 

 

Updated Ordering Information Table

*C

416321

See ECN

NXR

Changed address of Cypress Semiconductor Corporation on Page# 1 from

 

 

 

 

“3901 North First Street” to “198 Champion Court”

 

 

 

 

Changed the description of IX from Input Load Current to Input Leakage

 

 

 

 

Current on page# 17

 

 

 

 

Changed the IX current values of MODE on page # 18 from –5 A and 30 A

 

 

 

 

to –30 A and 5 A

 

 

 

 

Changed the IX current values of ZZ on page # 18 from –30 A and 5 A

 

 

 

 

to –5 A and 30 A

 

 

 

 

Changed VIH < VDD to VIH < VDDon page # 18

 

 

 

 

Replaced Package Name column with Package Diagram in the Ordering

 

 

 

 

Information table

*D

475009

See ECN

VKN

Converted from Preliminary to Final.

 

 

 

 

Added the Maximum Rating for Supply Voltage on VDDQ Relative to GND

 

 

 

 

Changed tTH, tTL from 25 ns to 20 ns and tTDOV from 5 ns to 10 ns in TAP

 

 

 

 

AC Switching Characteristics table.

 

 

 

 

Updated the Ordering Information table.

*E

793579

See ECN

VKN

Added Part numbers CY7C1381FV25 and CY7C1383FV25

 

 

 

 

Added footnote# 3 regarding Chip Enable

 

 

 

 

Updated Ordering Information table

Document #: 38-05547 Rev. *E

Page 28 of 28

[+] Feedback

Page 28
Image 28
Cypress Document History Page, CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25, Flow-Through SRAM Document Number