Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1381DV25 manual Package Diagrams continued, 119-Ball BGA 14 x 22 x 2.4 mm, + Feedback

Models: CY7C1383DV25 CY7C1381FV25 CY7C1381DV25 CY7C1383FV25

1 28

Download 28 pages 41.6 Kb

Page 26

Image 26

CY7C1381DV25, CY7C1381FV25

CY7C1383DV25, CY7C1383FV25

Package Diagrams (continued)

Figure 2. 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)

51-85115-*B

Document #: 38-05547 Rev. *E

Page 26 of 28

[+] Feedback

Page 26

Image 26

Cypress manual Package Diagrams continued, CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25, + Feedback

Contents

Selection Guide FeaturesCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 Functional DescriptionCY7C1381DV25, CY7C1381FV25 Logic Block Diagram - CY7C1381DV25/CY7C1381FV25 3 512K xLogic Block Diagram - CY7C1383DV25/CY7C1383FV25 3 1M x CY7C1383DV25, CY7C1383FV25CY7C1381DV25 Pin Configurations 100-pin TQFP Pinout 3 Chip EnableCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 512K xCY7C1383FV25 1M x Pin Configurations continued 119-Ball BGA PinoutCY7C1381FV25 512K CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25CY7C1383DV25 1Mx Pin Configurations continued 165-Ball FBGA Pinout3 Chip EnableCY7C1381DV25 512K x CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25Name Pin DefinitionsCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 DescriptionCY7C1381DV25, CY7C1381FV25 Pin Definitions continuedFunctional Overview CY7C1383DV25, CY7C1383FV25Interleaved Burst Address Table MODE = Floating or VDD ZZ Mode Electrical CharacteristicsCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 AddressCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 Truth Table 4, 5, 6, 7Truth Table for Read/Write Truth Table for Read/Write 4CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 IEEE 1149.1 Serial Boundary Scan JTAG TAP Controller State DiagramTAP Controller Block Diagram Disabling the JTAG FeatureCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 TAP Instruction SetCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 TAP AC Switching CharacteristicsTAP Timing ReservedIdentification Register Definitions 2.5V TAP AC Test Conditions2.5V TAP AC Output Load Equivalent Scan Register SizesCY7C1381DV25, CY7C1381FV25 Identification Codes119-Ball BGA Boundary Scan Order 13 CY7C1383DV25, CY7C1383FV25CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 165-Ball BGA Boundary Scan Order 1315. Bit #89 is preset HIGH Operating Range Electrical CharacteristicsMaximum Ratings CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25AC Test Loads and Waveforms CapacitanceThermal Resistance CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25Switching Characteristics CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25Read Cycle Timing Timing DiagramsCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 + Feedback+ Feedback Timing Diagrams continuedCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 Data in DRead/Write Cycle Timing 25, 27 Timing Diagrams continuedCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 Page 22 ofZZ Mode Timing 29 Timing Diagrams continuedCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 Page 23 ofOrdering Information CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25Figure 1. 100-Pin Thin Plastic Quad Flat pack 14 x 20 x 1.4 mm Package DiagramsCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 + FeedbackFigure 2. 119-Ball BGA 14 x 22 x 2.4 mm Package Diagrams continuedCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 + FeedbackFigure 3. 165-Ball FBGA 13 x 15 x 1.4 mm Package Diagrams continuedCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 165 FBGA 13 x 15 x 1.40 MM BB165D/BW165DCY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25 Document History PageIssue Date Flow-Through SRAM Document Number