
Bit 0 | When | set | to | 1, this | bit enables the | ||
| mode. When set to 0, this bit disables the | ||||||
| |||||||
| standard time. The | system initializes this bit to 0. | |||||
Status | Register C | (Hex | 00C) |
|
|
|
|
|
|
|
|
|
|
|
|
| Bit | Function |
|
|
|
|
|
|
|
|
|
|
| ||
| 7 | Interrupt | request | flag |
| ||
| 6 | Periodic | interrupt | flag |
| ||
| 5 | Alarm | interrupt | flag |
|
| |
| 4 |
| |||||
| Reserved |
|
|
|
| ||
|
|
|
|
|
|
|
|
Figure |
|
|
|
|
|
|
| |||||||
Note: |
| Interrupts are | enabled | by bits | 6, 5, | and 4 | in | status | register B. | |||||
Bit | 7 | When set to 1, this bit indicates that an interrupt has | ||||||||||||
|
| occurred; | bits | 6, 5, | and | 4 | indicate the | type of | interrupt. | |||||
Bit | 6 | When | set | to | 1, | this | bit | indicates | that | a | periodic | interrupt | ||
|
| has | occurred. |
|
|
|
|
|
|
|
|
| ||
Bit | 5 | When | set | to | 1, | this | bit | indicates | that | an | alarm | interrupt | ||
|
| has | occurred. |
|
|
|
|
|
|
|
|
| ||
Bit | 4 | When set to 1, this bit indicates that an | ||||||||||||
|
| interrupt | has | occurred. |
|
|
|
|
|
|
|
Bits
Status Register D (Hex 00D)
BitFunction
7Valid RAM
Figure | D | (Hex 00D) |
|
|
|
|
|
| |||||
Bit | 7 | This | monitors | the | internal | battery. When | |||||||
|
| set to | 1, | this | bit | indicates | that | the | |||||
|
| power. When | set | to | 0, | it | indicates | that | the | ||||
|
| clock has lost power and the | data | in | CMOS | is | no longer | ||||||
|
| valid. |
|
|
|
|
|
|
|
|
|
|
|
Bits | These | bits | are | reserved. |
|
|
|
|
|
|
ThinkPad 560/560E System Board