IBM EM78P259N/260N manual

EM78P259N/260N

8-Bit Microprocessor with OTP ROM

	PCRD
	Q	P	D
	Q	R	D
	_	C CLK		PCWR
	_	C CLK
	Q	L
PORT	Q	P	D	IOD
		R
	_	C CLK		PDWR
	Q	L
				PDRD
0	M
	M
1	U
1	X

Note: Open-drain is not shown in the figure.

Fig. 6-3 I/O Port and I/O Control Register Circuit for Port 6 and Port 7

					PCRD
				Q	P	D
				Q	R	D
				_ CLK			PCWR
				Q	C
					L
PORT				Q	P	D	IOD
					P
					R
				_ CLK			PDWR
Bit 6 of IOCE				Q	C
					L
D	P	Q	0
D	R	Q	0	M
CLK		_	1	M
	C	Q	1	U
	L	Q		X
							PDRD
			INT

Note: Open-drain is not shown in the figure.

Fig. 6-4 I/O Port and I/O Control Register Circuit for P60 (/INT)

Product Specification (V1.2) 05.18.2007

• 29

(This specification is subject to change without further notice)

Page 35

Image 35

IBM EM78P259N/260N manual I/O Port and I/O Control Register Circuit for P60 /INT

Contents

EM78P259N/260N Elan Microelectronics Corporation Contents 6.1 Reset and Wake-upTCC/WDT and Prescaler Analog-To-Digital Converter ADC 11.4 11.111.2 11.3 Date Doc. Version Revision Description Bit Microprocessor with OTP ROM FeaturesGeneral Description Pin DIP/SOP/SSOP Block DiagramPin Assignment Pin DIP/SOP EM78P259NP/M Symbol Pin No Type FunctionPin Description EM78P260NP/M/KM 2 R1 Time Clock /Counter Function DescriptionOperational Registers 1 R0 Indirect Address Register EM78P259N/260N Cont Bit Microprocessor with OTP ROM Data Memory Configuration Bits 5~0 5 R4 RAM Select RegisterBit 4 T Bit Bit 7 ~ Bit Bit 7 ~ Bit 4 C3 ~ C0 Calibrator of internal RC mode6 R5 ~ R6 Port 5 ~ Port 7 R7 Port 8 R8 Aisr ADC Input Select Register Bit 3 Adpd 9 R9 Adcon ADC Control Register Bit 2 ~ Bit 0 Unimplemented, read as ‘0’ RA Adoc ADC Offset Calibration RegisterRB Addata Converted Value of ADC Bit 5 ~ Bit 3 VOF2 ~ VOF0 Offset voltage bits RE Interrupt Status 2 & Wake-up Control Register RC ADDATA1H Converted Value of ADCRD ADDATA1L Converted Value of ADC All of these are 8-bit general-purpose registers RF Interrupt Status 2 Register16 R10 ~ R3F Control Register Special Purpose RegistersAccumulator Bit 4 & Bit 3 COS1 & COS0 Comparator/OP Select bits 3 IOC50 ~ IOC70 I/O Port Control Register4 IOC80 Comparator and Tcca Control Register Bit 7 & Bit 6 Not used Bit 0 Tcccte Tccc signal edge Bit 6 Tccben Tccb enable bit 0 = disable TccbBit 4 Tccbte Tccb signal edge Tccc signal source IOCA0 IR and Tccc Scale Control Register Bit 0 Iroute Bit 3 IREBit 2 HF Bit 1 LGP Bit OD67 OD66 OD65 OD64 OD63 OD62 OD61 OD60 IOCB0 Pull-down Control RegisterIOCC0 Open-Drain Control Register Bit PD57 PD56 PD55 PD54 PD53 PD52 PD51 PD50 Bit PH57 PH56 PH55 PH54 PH53 PH52 PH51 PH50 IOCD0 Pull-high Control RegisterIOCE0 WDT Control & Interrupt Mask Registers IOCF0 Interrupt Mask Register Lpwtif interrupt enable bit= Disable Lpwtif interrupt = Enable Lpwtif interrupt 13 IOC61 Tccb Counter 12 IOC51 Tcca Counter 15 IOC81 Tccc Counter 14 IOC71 TCCBH/MSB Counter IOCB1 High/Low Time Scale Control Register 16 IOC91 Low Time RegisterIOCA1 High Time Register TCC prescaler counter can be read and written to IOCC1 TCC Prescaler CounterBit 2 ~ Bit 0 LTS2 ~ LTS0 Low time scale bits TCC/WDT and Prescaler MUX I/O Ports I/O Port and I/O Control Register Circuit for P60 /INT I/O Port and I/O Control Register Circuit for Port 50 ~ P57 Wake-up Wake-up and Interrupt Reset and Wake-upReset and Wake-up Operation Usage of Port 5 Input Change Wake-up/Interrupt Function EM78P259N/260N Select Segment Signal Sleep Mode Normal Mode Comparator Following summarizes the initialized values for registers Address Name Reset Type Bit Name Reset Type Bit HTR7 HTR6 HTR5 HTR4 HTR3 HTR2 HTR1 HTR0 Aisr Tcif Controller Reset Block Diagram Event InterruptT and P Status under Status R3 Register EM78P259N/260N Interrupt Vector Interrupt Status Priority Reti Bit 7 ~ Bit 3 ADE3 Bit 2 ADE2 Analog-to-Digital Converter ADCADC Control Register AISR/R8, ADCON/R9, ADOC/RA 1.1 R8 Aisr ADC Input Select Register P54 1.2 R9 Adcon AD Control RegisterP54/TCC/VREF Pin Priority High Medium Low RA Adoc AD Offset Calibration Register While the CPU is operating= ADC is operating AD Conversion Time ADC Operation during Sleep ModeADC Data Register ADDATA/RB, ADDATA1H/RC, ADDATA1L/RD ADC Sampling Time Follow these steps to obtain data from the ADC Programming Process/ConsiderationsProgramming Process Define Bits in Adcon Sample Demo Programs Define a General RegisterDefine a Control Register ADC Control Register AD power on Overview Infrared Remote Control Application/PWM Waveform Generation Fcarrier Function Description IRE Irout Address Name Bit Programming the Related RegistersIR/PWM Related Status/Data Registers EM78P259N/260N Under Tccb Counter IOC61 Timer/CounterUnder Tcca Counter IOC51 Under Tccc Counter IOC81 Related Tccx Status/Data Registers Comparator Comparator Output External Reference Signal Comparator Interrupt Using a Comparator as an Operation AmplifierWake-up from Sleep Mode Conditions OscillatorOscillator Modes Oscillator Modes Frequency C1pF C2pF Crystal Oscillator/Ceramic Resonators CrystalOscillator Type 18 Serial Mode Crystal/Resonator Circuit Diagram External RC Oscillator Mode 40C ~ +85C 3V~5.5V Total Internal RC Oscillator ModeInternal Drift Rate RC Frequency Temperature Cext Rext Average Fosc 5V, 25C Average Fosc 3V, 25C Programmable WDT Time-out Period Power-on ConsiderationsExternal Power-on Reset Circuit EM78P260N Residual Voltage ProtectionVdd EM78P259N Word Bit Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit Code OptionCode Option Register Word Word Word1 Bit12 ~ Bit0 Bit 2 ~ 0 PR2 ~ PR0 Protect Bits = Pulses equal to 8/fc s is regarded as signal= Pulses equal to 32/fc s is regarded as signal default Bit Microprocessor with OTP ROM Bit 3 HLP Customer ID Register Word Bit 1 & Bit 0 RCM1, RCM0 RC mode selection bitsInstruction Set Mnemonic Operation Status Affected Following are the EM78P259N/260N instruction setInstruction Binary Items Rating Absolute Maximum Ratings Ta=25 C, VDD=5.0V±5%, VSS=0V DC Electrical CharacteristicsSymbol Parameter Condition Min Typ Max Unit Voltage Min Typ Max Internal RC Drift Rate Vdd=2.5V to 5.5V, Vss=0V, Ta=25C AD Converter Characteristics Vdd = 5.0V, Vss=0V, Ta=25C Comparator OP CharacteristicsDevice Characteristics Ta=25C, VDD=5V±5%, VSS=0V AC Electrical CharacteristicSymbol Parameter Conditions Min Typ Max Unit TCC Input Timing CLKS=0 Timing DiagramsReset Timing CLK=0 AC Test Input/Output Waveform Package Type Pin Count Package Size Package TypePackage Information 18-Lead Plastic Dual in line Pdip 300 mil 838 18-Lead Plastic Small Outline SOP 300 mil 650 Lead Plastic Shrink Small Outline Ssop 209 mil Lead Plastic Dual-in-line Pdip 300 mil Lead Plastic Small Outline SOP 300 mil Test Category Test Conditions Remarks Quality Assurance and ReliabilityAddress Trap Detect