Texas Instruments TMS320DM647, DM648 DSP manual

Introduction

EMIFA

DDR2 memory

controller

PLL2

Other peripherals

EDMA

controller

Boot

configuration

www.ti.com

Figure 1. DDR2 Memory Controller Block Diagram

				L1P
			cache/SRAM
		L2 memory	L1 program memory controller						Advanced
		controller	Cache control						event
			Cache control						triggering
			Bandwidth management						triggering
	memory	Cache	Bandwidth management						(AET)
		control	Memory protection
		Bandwidth
resource	L2	management	C64x+ CPU
			C64x+ CPU
		Memory	IDMA		Instruction fetch
		protection	IDMA		SPLOOP buffer
central					SPLOOP buffer
				16/32−bit instruction dispatch
					Instruction decode
				Data path A				Data path B
Switched		External		Data path A				Data path B
		External
		memory	L1	S1	M1	D1	D2	M2	S2	L2
		controller	L1	S1	M1	D1	D2	M2	S2	L2
		controller
		Configuration
		Configuration		Register file A				Register file B
		registers		Register file A				Register file B
		registers
		Master
		DMA	L1 data memory controller						Interrupt
			L1 data memory controller						Interrupt
		Slave	Cache control					and exception
		DMA	Cache control						controller
			Memory protection						controller
								Power control

			Bandwidth management
			Bandwidth management
PLL2
				L1D
			cache/SRAM

1.4Industry Standard(s) Compliance Statement

The DDR2 memory controller is compliant with the JESD79D-2A DDR2 SDRAM standard with the exception of the On Die Termination (ODT) feature. The DSP does not include any on-die terminating resistors. Furthermore, the on-die terminating resistors of the DDR2 SDRAM device must be disabled by tying the ODT input pin of the DDR2 SDRAM memory to ground.

10

DSP DDR2 Memory Controller

SPRUEK5A –October 2007

Submit Documentation Feedback

Image 10

Texas Instruments TMS320DM647, DM648 DSP manual Industry Standards Compliance Statement

Contents

Users Guide Submit Documentation Feedback Contents List of Figures List of Tables Read This First Related Documentation From Texas Instruments Trademarks Functional Block Diagram FeaturesPurpose of the Peripheral Industry Standards Compliance Statement Clock Control Signal DescriptionsMemory Map DDR2 Memory Controller Signal Descriptions Pin Description Command Function DDR2 Sdram CommandsTruth Table for DDR2 Sdram Commands Protocol Descriptions Ddrclk MRS/EMRS Ddrcke Ddrcs Ddrras Ddrcas Ddrwe Mode Register Set MRS and EmrsRefresh Mode COL Activation Actv Ddrcs Ddrras Ddrcas Ddrwe Dcab Command Deactivation Dcab and Deac Read Command DDR2 Read Command Addressable Memory Ranges Write WRT CommandMemory Width and Byte Alignment Memory Width Maximum Addressable Bytes Bit Field Bit Value Bit Description Bank Configuration Register Fields for Address MappingAddress Mapping Ibank Logical Address-to-DDR2 Sdram Address Map for 16-bit Sdram Logical Address-to-DDR2 Sdram Address Map DDR2 Memory Controller Interface DDR2 Memory Controller Fifo Description DDR2 Memory Controller Fifo Block Diagram Command Ordering and Scheduling, Advanced Concept Command Starvation Refresh Urgency Levels Refresh SchedulingPossible Race Condition Urgency Level Description Reset Considerations Self-Refresh ModeReset Sources DDR2 Sdram Extended Mode Register 1 Configuration 11.1 DDR2 Sdram Device Mode Register Configuration ValuesDDR2 Sdram Mode Register Configuration 11 DDR2 Sdram Memory Initialization Interrupt Support 11.2 DDR2 Sdram Initialization After Reset11.3 DDR2 Sdram Initialization After Register Configuration Edma Event Support Using the DDR2 Memory Controller Connecting the DDR2 Memory Controller to DDR2 Sdram Connecting to Two 16-Bit DDR2 Sdram Devices Connecting to a Single 16-Bit DDR2 Sdram Device Connecting to Two 8-Bit DDR2 Sdram Devices Programming the Sdram Refresh Control Register Sdrfc Programming the Sdram Configuration Register SdcfgSdcfg Configuration Function Selection Configuring Sdram Timing Registers SDTIM1 and SDTIM2 DDR2 Memory Refresh SpecificationSdrfc Configuration SDTIM1 Configuration DDR2 Sdram Data Register Field Sheet Parameter SDTIM2 ConfigurationDmcctl Configuration Name Description DDR2 Memory Controller Registers Offset Acronym Register Description Module ID and Revision Register Midr Field Descriptions Module ID and Revision Register MidrDDR2 Memory Controller Status Register Dmcstat Bit Field Value Description Sdram Configuration Register Sdcfg Sdram Configuration Register Sdcfg Field Descriptions Sdram Configuration Register Sdcfg Field Descriptions Sdram Refresh Control Register Sdrfc Sdram Refresh Control Register Sdrfc Field Descriptions Trfc TRP Trcd TWR Sdram Timing 1 Register SDTIM1Sdram Timing 1 Register SDTIM1 Field Descriptions Tras TRC Trrd DDR2 memory data sheet. Calculate using this formula Todt Tsxnr Sdram Timing 2 Register SDTIM2Sdram Timing 2 Register SDTIM2 Field Descriptions Tsxrd Trtp Tcke Burst Priority Register Bprio Field Descriptions Burst Priority Register BprioPrioraise DDR2 Memory Controller Control Register Dmcctl Rese Table A-1. Document Revision History Additions/Modifications/Deletions DSP Products ApplicationsRfid