Intel 80L186EA, 80L188EA specifications 80C186EA/80C188EA Execution Timings

Page 43

80C186EA/80C188EA EXECUTION TIMINGS

A determination of program exeuction timing must consider the bus cycles necessary to prefetch in- structions as well as the number of execution unit cycles necessary to execute instructions. The fol- lowing instruction timings represent the minimum execution time in clock cycle for each instruction. The timings given are based on the following as- sumptions:

#The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.

#No wait states or bus HOLDs occur.

#All word-data is located on even-address bound- aries. (80C186EA only)

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address.

80C186EA/80C188EA, 80L186EA/80L188EA

All instructions which involve memory accesses can require one or two additional clocks above the mini- mum timings shown due to the asynchronous hand- shake between the bus interface unit (BIU) and exe- cution unit.

With a 16-bit BIU, the 80C186EA has sufficient bus performance to endure that an adequate number of prefetched bytes will reside in the queue (6 bytes) most of the time. Therefore, actual program exeuc- tion time will not be substanially greater than that derived from adding the instruction timings shown.

The 80C188EA 8-bit BIU is limited in its performance relative to the execution unit. A sufficient number of prefetched bytes may not reside in the prefetch queue (4 bytes) much of the time. Therefore, actual program execution time will be substantially greater than that derived from adding the instruction timings shown.

43

43

Page 42 Page 44
Image 43
Page 42 Page 44
Contents BIT HIGH-INTEGRATION Embedded Processors Contentspage C186EA/80C188EA Block Diagram Clock Generator Introduction80C186EA Core Architecture Bus Interface UnitCrystal Connection Clock Connection Timer/Counter Unit80C186EA Peripheral Architecture Interrupt Control UnitPeripheral Control Block Registers Refresh Control Unit Power ManagementDMA Control Unit Chip-Select UnitDifferences Between the 80C186XL and the 80C186EA QFP Eiaj Package InformationPin Descriptions PlccRWH Resout ClkinOscout ResinRD/QSMD ALE/QS0BHE RfshDEN WR/QS1Ardy SrdyMCS3/NCS MCS1/ERRORMCS0/PEREQ MCS2AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 80C186EA PinoutPlcc Package Location with Pin Names Lead Plcc Pinout DiagramQFP Eiaj Pin Names with Package Location QFP Eiaj Package Location with Pin Names Quad Flat Pack Eiaj Pinout DiagramUCS LCS PCS6/A2 PCS5/A1 PCS4 PCS3 PCS2 PCS1 Sqfp Pin Functions with Package LocationSqfp Pin Locations with Pin Names Hlda Hold Srdy Lock TEST/BUSY NMI INT0 INT1/SELECT400 600 800 1000 CA Plcc Package Thermal SpecificationsCA QFP 60.5 CA Sqfp Recommended Connections Electrical SpecificationsVoltage on Other Pins with Respect Absolute Maximum RatingsRD/QSMD, UCS, LCS, MCS0/PEREQ DC Specifications 80C186EA/80C188EARD/QSMD, UCS, LCS, MCS0 DC Specifications 80L186EA/80L188EAICC Versus Frequency and Voltage Power e V c I e V2 c Cdev c f ICC e Iccs e V c Cdev c fPdtmr PIN Delay Calculation And/or higher temperature will increase delay timeAC Characteristics-80C186EA25/80C186EA20/80C186EA13 AC SpecificationsSRDY, DRQ10 HOLD, PEREQ, ErrorSynchronous Inputs TEST, NMI, INT30 T10IN, ArdyLOCK, RESOUT, Hlda T0OUT, T1OUT AC Characteristics-80L186EA13/80L186EA8ALE, Lock MCS30, LCS, UCSAD150 AD70, ARDY, SRDY, DRQ10 TEST, NMI, INT30, T10IN, ArdyRelative Timings AC Timing Waveforms AC Test ConditionsOutput Delay and Float Waveform Relative Signal Waveform Derating Curves ResetPowerup Reset Waveforms Warm Reset Waveforms Read, Fetch and Refresh Cycle Waveform BUS Cycle WaveformsWrite Cycle Waveform Halt Cycle Waveform Inta Cycle Waveform HOLD/HLDA Waveform Dram Refresh Cycle During Hold Acknowledge Ready Waveform 80C186EA/80C188EA Execution Timings Data Transfer Instruction SET SummaryArithmetic Instruction SET SummaryLogic String Manipulation Within seg adding immed to SP 100 SP 010 DX 010 DL101 BP 101 CH 110 SI 110 DH 111 DI 111 BH Errata Revision History

80L186EA, 80L188EA, 80C186EA, 80C188EA specifications

The Intel 80C188EA, 80C186EA, 80L188EA, and 80L186EA microprocessors represent significant developments in the realm of embedded computing during the 1980s. These processors are part of Intel's x86 architecture, designed to cater to a variety of industrial applications, including automotive and telecommunications.

The 80C188EA and 80C186EA are CMOS variants that offer enhanced power efficiency and reduced heat generation compared to their NMOS predecessors. Operating at clock speeds of up to 25 MHz, these processors are known for their performance in real-time applications. The 80C188EA features a 16-bit data bus and a 16-bit address bus, which can support up to 1 MB of addressable memory. It also boasts an extended instruction set for greater computing flexibility, making it suitable for intricate tasks in embedded systems.

Similarly, the 80C186EA is characterized by its 16-bit architecture, but it includes additional on-chip memory management capabilities. This processor can handle 256 KB of memory directly and supports paged memory management, facilitating efficient multitasking and resource sharing in complex applications. Its integrated DMA controller and interrupt controller allow for superior handling of peripheral devices, making it ideal for real-time processing requirements.

On the other hand, the 80L188EA and 80L186EA are low-power variants optimized for battery-operated designs. These microprocessors are tailored for applications where power consumption is critical. The 80L188EA retains the essential features of the 80C188EA but operates at lower voltage levels, thus allowing for longer operational life in portable devices. The 80L186EA similarly benefits from reduced power consumption, taking advantage of its energy-efficient design to enhance durability in industrial automation scenarios.

All four processors leverage Intel's established x86 architecture, enabling a wide range of software compatibility. Their built-in support for real-time interrupt handling and I/O operations provides developers with valuable tools for building reliable embedded systems. Additionally, they feature on-chip oscillators and timers, further streamlining design requirements and reducing the need for external components.

Overall, the Intel 80C188EA, 80C186EA, 80L188EA, and 80L186EA processors are ideal for diverse applications in embedded systems. Their blend of processing power, energy efficiency, and versatility continues to influence the design of modern electronic devices, underscoring Intel's pivotal role in advancing microprocessor technology.
Top Page Image Contents