Freescale Semiconductor MPC860T user manual Parallel I/O Ports

Page 4

Freescale Semiconductor, Inc...

 

Freescale Semiconductor, Inc.

 

 

CONTENTS

 

Paragraph

Title

Page

Number

Number

 

 

Chapter 4

 

 

Parallel I/O Ports

 

4.1

Port D Pin Functions

4-1

4.1.1

Port D Registers

4-2

4.1.2

Enabling MII Mode

4-2

 

Chapter 5

 

 

SDMA Bus Arbitration and Transfers

 

5.1

Overview

5-1

5.2

The SDMA Registers

5-1

5.2.1

SDMA Configuration Register (SDCR)

5-2

 

Chapter 6

 

 

Programming Model

 

6.1

Overview

6-1

6.2

Parameter RAM

6-1

6.2.1

RAM Perfect Match Address Low Register (ADDR_LOW)

6-2

6.2.2

RAM Perfect Match Address High (ADDR_HIGH)

6-3

6.2.3

RAM Hash Table High (HASH_TABLE_HIGH)

6-3

6.2.4

RAM Hash Table Low (HASH_TABLE_LOW)

6-4

6.2.5

Beginning of RxBD Ring (R_DES_START)

6-5

6.2.6

Beginning of TxBD Ring (X_DES_START)

6-5

6.2.7

Receive Buffer Size Register (R_BUFF_SIZE)

6-6

6.2.8

Ethernet Control Register (ECNTRL)

6-7

6.2.9

Interrupt Event (I_EVENT)/Interrupt Mask Register (I_MASK)

6-8

6.2.10

Ethernet Interrupt Vector Register (IVEC)

6-9

6.2.11

RxBD Active Register (R_DES_ACTIVE)

6-10

6.2.12

TxBD Active Register (X_DES_ACTIVE)

6-11

6.2.13

MII Management Frame Register (MII_DATA)

6-12

6.2.14

MII Speed Control Register (MII_SPEED)

6-14

6.2.15

FIFO Receive Bound Register (R_BOUND)

6-15

6.2.16

FIFO Receive Start Register (R_FSTART)

6-16

6.2.17

Transmit Watermark Register (X_WMRK

6-16

6.2.18

FIFO Transmit Start Register (X_FSTART)

6-17

6.2.19

DMA Function Code Register (FUN_CODE)

6-18

6.2.20

Receive Control Register (R_CNTRL)

6-19

6.2.21

Receive Hash Register (R_HASH)

6-20

6.2.22

Transmit Control Register (X_CNTRL)

6-21

6.3

Initialization Sequence

6-22

 

 

 

iv

MPC860T (Rev. D) Fast Ethernet Controller Supplement

MOTOROLA

 

PRELIMINARYÑSUBJECTFor ore nformation On This Product,

 

 

TO CHANGE WITHOUT NOTICE

 

Go to: www.freescale.com

Page 3 Page 5
Image 4
Page 3 Page 5
Contents
MPC860T Rev. D Fast Ethernet Controller Freescale Semiconductor, IncMotorola Literature Distribution Centers Contents Parallel I/O Ports Contents Paragraph Title Number Illustrations Title NumberViii MPC860T Rev. D Fast Ethernet Controller Supplement Tables Number Document Revision History OverviewLists signiÞcant changes between revisions of this document Document Revision HistoryFeatures Comparison with the MPC8601 MPC860TBlock Diagram System Interface Unit SIU Embedded PowerPC Processor CoreFast Ethernet Controller Glueless System Design SIU Interrupt ConÞgurationInc FEC Signal Descriptions Signal DescriptionsName Pin Description L1RSYNCB MiimdcRXD3 MiitxerREJECT3 MIITXD2REJECT4 MIITXD1Freescale Semiconductor, Inc MII Signals Signal Description FEC Signal NameTransceiver Connection This chapter discusses the operation of the FECSerial Mode Connections to the External Transceiver FEC Frame TransmissionTXD0 RXD0FEC Frame Reception CAM Interface FEC Command SetEthernet Address Recognition Hash Table Algorithm Rcntrlprom =Inter-Packet Gap Time Collision HandlingEthernet Error-Handling Procedure Transmission ErrorsReception Errors Internal and External LoopbackReception Errors Chapter Parallel I/O Ports Port D Pin FunctionsEnabling MII Mode Signal FunctionPort D Registers Shows the port D pin assignmentsSdma Registers CLKDescribes Sdcr Þelds Sdcr Field DescriptionsFRZ Faid RAID BitsParameter RAM Brießy describes each enter in the FEC parameter RAMFEC Parameter RAM Memory Map Address Name Description SectionRAM Perfect Match Address Low Register Addrlow RAM Perfect Match Address High Addrhigh RAM Hash Table High HashtablehighDescribes the Addrlow Þelds Describes the Addrhigh ÞeldsRAM Hash Table Low Hashtablelow Describes Hashtablehigh ÞeldsHashtablehigh Field Descriptions HashhighBeginning of RxBD Ring Rdesstart Beginning of TxBD Ring XdesstartDescribes Hashtablelow Þelds Describes Rdesstart ÞeldsDescribes Xdesstart Þelds Receive Buffer Size Register RbuffsizeXdesstart Field Descriptions Spare Fecpin Etheren Reset MUX Ethernet Control Register EcntrlDescribes Rbuffsize Þelds Rbuffsize Field DescriptionsInterrupt Event IEVENT/Interrupt Mask Register Imask Describes Ecntrl ÞeldsEcntrl Field Descriptions FecpinmuxEthernet Interrupt Vector Register Ivec Rfint to notify at the end of frame10. IEVENT/IMASK Field Descriptions HberrRxBD Active Register Rdesactive 11 describes Ivec Þelds11. Ivec Field Descriptions Ilevel12 describes Rdesactive Þelds TxBD Active Register Xdesactive12. Rdesactive Field Descriptions 13 describes Xdesactive Þelds MII Management Frame Register Miidata13. Xdesactive Field Descriptions 14 describes Miidata Þelds 14. Miidata Field DescriptionsMII Speed Control Register Miispeed 15 describes Miispeed Þelds15. Miispeed Field Descriptions Dispreamble MiispeedFifo Receive Bound Register Rbound 17 describes Rbound Þelds16. Programming Examples for Miispeed Register 17. Rbound Field DescriptionsFifo Receive Start Register Rfstart Transmit Watermark Register Xwmrk18 describes Rñfstart Þelds 18. Rfstart Field Descriptions19 bit Þeld descriptions for Xwmrk Fifo Transmit Start Register Xfstart19. Xwmrk Field Descriptions DMA Function Code Register Funcode 20 describes Xfstart Þelds20. Xfstart Field Descriptions DATABO0 DATABO1 DESCBO0 DESCBO1 FC1 FC2 FC3Receive Control Register Rcntrl 21 describes Funcode Þelds21. Funcode Field Descriptions DescboReceive Hash Register Rhash 22 describes Rcntrl Þelds22. Rcntrl Field Descriptions BcrejTransmit Control Register Xcntrl 22 describes Rhash Þelds24 describes Xcntrl Þelds 23. Rhash Field DescriptionsUser Initialization before Setting Ecntrletheren Initialization SequenceHardware Initialization 25. Hardware Initialization27. User Initialization before Setting Ecntrletheren Descriptor Controller InitializationUser Initialization after Asserting Ecntrletheren Step Description27. User Initialization after Setting Ecntrletheren Buffer Descriptors BDsEthernet Receive Buffer Descriptor RxBD StepRxBD format is shown in Table 27. Receive Buffer Descriptor RxBD Field DescriptionRO1 RO2 Data Length RO1Ethernet Transmit Buffer Descriptor TxBD 29 describes TxBD Þelds29. Transmit Buffer Descriptor TxBD Field Descriptions TO1 TO2 DEF CSLXcntrlhbc = DataFreescale Semiconductor, Inc DC Electrical Characteristics AC Electrical CharacteristicsMII Receive Signal Timing RXD30, RXDV, RXER, Rxclk Electrical SpeciÞcationsMII Transmit Signal Timing TXD30, TXEN, TXER, Txclk MII Receive Signal TimingMII Transmit Signal Timing Num Characteristic Min Max UnitMII Async Inputs Signal Timing CRS, COL MII Async Inputs Signal TimingTxen Txer CRS, COLShows the MII serial management channel timing diagram MII Serial Management Channel TimingFollowing pins are marked as spare on MPC860T Pin AssignmentsFreescale Semiconductor, Inc Freescale Semiconductor, Inc For More Information On This Product
Top Page Image Contents