Freescale Semiconductor MPC860T user manual Illustrations, Title Number

Page 7

Freescale Semiconductor, Inc...

Freescale Semiconductor, Inc.

ILLUSTRATIONS

	Figure	Title	Page
	Number	Title	Number
	Number		Number
	1-1	MPC860T Block Diagram	1-4
	1-2	MPC860T Interrupt Structure	1-5
	1-3	MPC860T Serial Configuration	1-6
	3-1	Ethernet Address Recognition Flowchart	3-5
	5-1	SDMA Bus Arbitration	5-1
	5-2	SDMA Configuration Register (SDCR)	5-2
	6-1	ADDR_LOW Register	6-2
	6-2	ADDR_HIGH Register	6-3
	6-3	HASH_TABLE_HIGH Register	6-4
	6-4	HASH_TABLE_LOW Register	6-4
	6-5	R_DES_START Register	6-5
	6-6	X_DES_START Register	6-6
	6-7	R_BUFF_SIZE Register	6-7
	6-8	ECNTRL Register	6-7
	6-9	I_EVENT/I_MASK Registers	6-8
	6-10	IVEC Register	6-10
	6-11	R_DES_ACTIVE Register	6-11
	6-12	X_DES_ACTIVE Register	6-12
	6-13	MII_DATA Register	6-13
	6-14	MII_SPEED Register	6-14
	6-15	R_BOUND Register	6-15
	6-16	R_FSTART Register	6-16
	6-17	X_WMRK Register	6-17
	6-18	X_FSTART Register	6-18
	6-19	FUN_CODE Register	6-18
	6-20	R_CNTRL Register	6-19
	6-21	R_HASH Register	6-20
	6-22	X_CNTRL Register	6-21
	6-23	Receive Buffer Descriptor (RxBD)	6-25
	6-24	Transmit Buffer Descriptor (TxBD)	6-26
	7-1	MII Receive Signal Timing Diagram	7-2
	7-2	MII Transmit Signal Timing Diagram	7-3
	7-3	MII Async Inputs Timing Diagram	7-3
	7-4	MII Serial Management Channel Timing Diagram	7-4
	7-5	MPC860T Pinout DiagramÑTop View	7-5

MOTOROLA	Illustrations	vii
	PRELIMINARYÑSUBJECTFor ore nformation On This Product,
	TO CHANGE WITHOUT NOTICE
	Go to: www.freescale.com

Image 7

Contents Freescale Semiconductor, Inc MPC860T Rev. D Fast Ethernet ControllerMotorola Literature Distribution Centers Contents Parallel I/O Ports Contents Paragraph Title Number Title Number IllustrationsViii MPC860T Rev. D Fast Ethernet Controller Supplement Tables Number Document Revision History Document Revision HistoryOverview Lists signiÞcant changes between revisions of this documentComparison with the MPC860 Features1 MPC860TBlock Diagram System Interface Unit SIU Embedded PowerPC Processor CoreFast Ethernet Controller SIU Interrupt ConÞguration Glueless System DesignInc FEC Signal Descriptions Signal DescriptionsName Pin Description Miitxer L1RSYNCBMiimdc RXD3MIITXD1 REJECT3MIITXD2 REJECT4Freescale Semiconductor, Inc This chapter discusses the operation of the FEC MII SignalsSignal Description FEC Signal Name Transceiver ConnectionRXD0 Serial Mode Connections to the External TransceiverFEC Frame Transmission TXD0FEC Frame Reception CAM Interface FEC Command SetEthernet Address Recognition Rcntrlprom = Hash Table AlgorithmCollision Handling Inter-Packet Gap TimeInternal and External Loopback Ethernet Error-Handling ProcedureTransmission Errors Reception ErrorsReception Errors Port D Pin Functions Chapter Parallel I/O PortsShows the port D pin assignments Enabling MII ModeSignal Function Port D RegistersCLK Sdma RegistersBits Describes Sdcr ÞeldsSdcr Field Descriptions FRZ Faid RAIDAddress Name Description Section Parameter RAMBrießy describes each enter in the FEC parameter RAM FEC Parameter RAM Memory MapRAM Perfect Match Address Low Register Addrlow Describes the Addrhigh Þelds RAM Perfect Match Address High AddrhighRAM Hash Table High Hashtablehigh Describes the Addrlow ÞeldsHashhigh RAM Hash Table Low HashtablelowDescribes Hashtablehigh Þelds Hashtablehigh Field DescriptionsDescribes Rdesstart Þelds Beginning of RxBD Ring RdesstartBeginning of TxBD Ring Xdesstart Describes Hashtablelow ÞeldsDescribes Xdesstart Þelds Receive Buffer Size Register RbuffsizeXdesstart Field Descriptions Rbuffsize Field Descriptions Spare Fecpin Etheren Reset MUXEthernet Control Register Ecntrl Describes Rbuffsize ÞeldsFecpinmux Interrupt Event IEVENT/Interrupt Mask Register ImaskDescribes Ecntrl Þelds Ecntrl Field DescriptionsHberr Ethernet Interrupt Vector Register IvecRfint to notify at the end of frame 10. IEVENT/IMASK Field DescriptionsIlevel RxBD Active Register Rdesactive11 describes Ivec Þelds 11. Ivec Field Descriptions12 describes Rdesactive Þelds TxBD Active Register Xdesactive12. Rdesactive Field Descriptions 13 describes Xdesactive Þelds MII Management Frame Register Miidata13. Xdesactive Field Descriptions 14. Miidata Field Descriptions 14 describes Miidata ÞeldsDispreamble Miispeed MII Speed Control Register Miispeed15 describes Miispeed Þelds 15. Miispeed Field Descriptions17. Rbound Field Descriptions Fifo Receive Bound Register Rbound17 describes Rbound Þelds 16. Programming Examples for Miispeed Register18. Rfstart Field Descriptions Fifo Receive Start Register RfstartTransmit Watermark Register Xwmrk 18 describes Rñfstart Þelds19 bit Þeld descriptions for Xwmrk Fifo Transmit Start Register Xfstart19. Xwmrk Field Descriptions DATABO0 DATABO1 DESCBO0 DESCBO1 FC1 FC2 FC3 DMA Function Code Register Funcode20 describes Xfstart Þelds 20. Xfstart Field DescriptionsDescbo Receive Control Register Rcntrl21 describes Funcode Þelds 21. Funcode Field DescriptionsBcrej Receive Hash Register Rhash22 describes Rcntrl Þelds 22. Rcntrl Field Descriptions23. Rhash Field Descriptions Transmit Control Register Xcntrl22 describes Rhash Þelds 24 describes Xcntrl Þelds25. Hardware Initialization User Initialization before Setting EcntrletherenInitialization Sequence Hardware InitializationStep Description 27. User Initialization before Setting EcntrletherenDescriptor Controller Initialization User Initialization after Asserting EcntrletherenStep 27. User Initialization after Setting EcntrletherenBuffer Descriptors BDs Ethernet Receive Buffer Descriptor RxBDRO1 RxBD format is shown in Table27. Receive Buffer Descriptor RxBD Field Description RO1 RO2 Data LengthTO1 TO2 DEF CSL Ethernet Transmit Buffer Descriptor TxBD29 describes TxBD Þelds 29. Transmit Buffer Descriptor TxBD Field DescriptionsData Xcntrlhbc =Freescale Semiconductor, Inc Electrical SpeciÞcations DC Electrical CharacteristicsAC Electrical Characteristics MII Receive Signal Timing RXD30, RXDV, RXER, RxclkNum Characteristic Min Max Unit MII Transmit Signal Timing TXD30, TXEN, TXER, TxclkMII Receive Signal Timing MII Transmit Signal TimingCRS, COL MII Async Inputs Signal Timing CRS, COLMII Async Inputs Signal Timing Txen TxerMII Serial Management Channel Timing Shows the MII serial management channel timing diagramMPC860T Pin Assignments Following pins are marked as spare onFreescale Semiconductor, Inc Freescale Semiconductor, Inc For More Information On This Product