Cypress CY7C1362C, CY7C1360C manual Pin Configurations Pin Tqfp Pinout 2 Chip Enables AJ Version

Page 4

CY7C1360C

CY7C1362C

Pin Configurations (continued)

100-Pin TQFP Pinout (2 Chip Enables) (AJ Version)

1 2

BWD

BWC

BWB

BWA

DD SS

CLK

GW

BWE

OE

ADSC

ADSP

ADV A A

A A

CE CE

A V V

A A CE

CE

NC NC BWB BWA A V V

CLK GW

BWE OE

ADSC

ADSP

ADV A A

1

2

DD SS

DQPC DQC DQC

VDDQ

VSSQ

DQC

DQC

DQC

DQC

VSSQ

VDDQ

DQC

DQC

NC

VDD

NC

VSS

DQD

DQD

VDDQ

VSSQ

DQD

DQD

DQD

DQD

VSSQ

VDDQ

DQD

DQD DQPD

100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
1		80
2		79
3		78
4		77
5		76
6		75
7		74
8		73
9		72
10		71
11		70
12		69
13		68
14		67
15	CY7C1360C	66
16	CY7C1360C	65
17	(256K X 36)	64
18		63
19		62
20		61
21		60
22		59
23		58
24		57
25		56
26		55
27		54
28		53
29		52
30		51
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

DQPB	NC
DQB	NC
DQB	NC
VDDQ	VDDQ
VSSQ	VSSQ
DQB	NC
DQB	NC
DQB	DQB
DQB	DQB
VSSQ	VSSQ
VDDQ	VDDQ
DQB	DQB
DQB	DQB
VSS	NC
NC	VDD
VDD	NC
ZZ	VSS
DQA	DQB
DQA	DQB
VDDQ	VDDQ
VSSQ	VSSQ
DQA	DQB
DQA	DQB
DQA	DQPB
DQA	NC
VSSQ	VSSQ
VDDQ	VDDQ
DQA	NC
DQA	NC
DQPA	NC

100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85
1
2
3
4
5
6
7
8
9
10
11
12
13
14														CY7C1362C
15														CY7C1362C
16															(512K x 18)
17															(512K x 18)
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

84

47

83

48

82

49

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

A

NC

NC

VDDQ VSSQ

NC DQPA DQA DQA

VSSQ

VDDQ

DQA

DQA

VSS

NC

VDD

ZZ

DQA DQA

VDDQ VSSQ

DQA DQA NC NC

VSSQ VDDQ

NC

NC

NC

1 0	SS DD	NC/18M NC A A A A A A A
MODE A A A A A A	NC/72M NC/36M V V	NC/18M NC A A A A A A A

MODE A A A A A	A	NC/72M NC/36M	V V	NC/18M NC A A A A A A A
1	0		SS DD

Document #: 38-05540 Rev. *H

Page 4 of 31

[+] Feedback

Image 4

Contents Features Logic Block Diagram CY7C1362C 512K xFunctional Description1 Cypress Semiconductor CorporationMaximum Access Time Maximum Operating Current Selection Guide250 MHz 200 MHz 166 MHz Unit Maximum Cmos Standby Current Document # 38-05540 Rev. *HCY7C1360C 256K X Pin Configurations Pin Tqfp Pinout 3 Chip Enables a VersionCY7C1362C 512K x Pin Configurations Pin Tqfp Pinout 2 Chip Enables AJ Version CY7C1362CPin Configurations Ball BGA Pinout 2 Chip Enables with Jtag NC/576MNC/72M NC/36M NC/288MNC/18M Pin Configurations Ball Fbga Pinout 3 Chip Enable with JtagNC/72M Pin Definitions Single Read Accesses Single Write Accesses Initiated by AdspSingle Write Accesses Initiated by Adsc Functional OverviewLinear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Partial Truth Table for Read/Write5 Read Cycle, Continue Burst NextWrite Cycle, Continue Burst Next Read Cycle, Suspend Burst Write Cycle, Suspend BurstDisabling the Jtag Feature Test Access Port TAPTruth Table for Read/Write5 Ieee 1149.1 Serial Boundary Scan JtagTAP Controller Block Diagram Performing a TAP ResetTAP Registers TAP Instruction SetTAP Timing IdcodeTAP AC Switching Characteristics Over the Operating Range10 TAP DC Electrical Characteristics And Operating Conditions3V TAP AC Test Conditions 5V TAP AC Test ConditionsScan Register Sizes Identification Register DefinitionsIdentification Codes CY7C1360C 256K x Bit# Ball ID Signal CY7C1362C 512K x Bit# Ball ID SignalBall Fbga Boundary Scan Order NameCY7C1362C 512K x Bit# Ball ID Signal Name Ball BGA Boundary Scan OrderElectrical Characteristics Over the Operating Range14 Maximum RatingsOperating Range Ambient RangeCapacitance16 Thermal ResistanceAC Test Loads and Waveforms 3V I/O Test LoadSwitching Characteristics Over the Operating Range 17 250 200 166 Parameter Description Unit MinMin Max Set-up TimesSwitching Waveforms Read Cycle Timing23Write Cycle Timing23 BWE BWX ADVRead/Write Cycle Timing23, 25 CLZZZ Mode Timing27 DON’T CareOrdering Information CY7C1360C CY7C1362C CY7C1360C CY7C1362C Package Diagrams Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mmBall Pbga 14 x 22 x 2.4 mm 90±0.05Soldernotespad Type NON-SOLDER Mask Defined Nsmd Issue Date Orig. Description of Change Document History