Cypress CY7C1513V18 TAP Controller Block Diagram, TAP Electrical Characteristics, Tdi, Tck, Tms

Page 16

CY7C1511V18, CY7C1526V18 CY7C1513V18, CY7C1515V18

TAP Controller Block Diagram


																						0
																						0

																			Bypass Register

TDI						Selection													2	1		0						Selection
																			2	1		0

														Instruction Register
						Circuitry								Instruction Register
																												Circuitry
												31		30	29	.	.		2	1		0						Circuitry



														Identification Register

												108		.	.	.	.		2	1		0



														Boundary Scan Register

	TCK

																TAP Controller

	TMS
	TMS

TDO

TAP Electrical Characteristics

Over the Operating Range [12, 13, 14]

Parameter	Description	Test Conditions	Min	Max	Unit
VOH1	Output HIGH Voltage	IOH = −2.0 mA	1.4		V
VOH2	Output HIGH Voltage	IOH = −100 μA	1.6		V
VOL1	Output LOW Voltage	IOL = 2.0 mA		0.4	V
VOL2	Output LOW Voltage	IOL = 100 μA		0.2	V
VIH	Input HIGH Voltage		0.65VDD	VDD + 0.3	V
VIL	Input LOW Voltage		–0.3	0.35VDD	V
IX	Input and Output Load Current	GND ≤ VI ≤ VDD	–5	5	μA

Notes

12.These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

13.Overshoot: VIH(AC) < VDDQ + 0.85V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > −1.5V (Pulse width less than tCYC/2).

14.All Voltage referenced to Ground.

Document Number: 38-05363 Rev. *F

Page 16 of 32

[+] Feedback

Image 16

Contents Features ConfigurationsFunctional Description Selection GuideLogic Block Diagram CY7C1526V18 Logic Block Diagram CY7C1511V18Doff Logic Block Diagram CY7C1513V18 Logic Block Diagram CY7C1515V18Pin Configuration Ball Fbga 15 x 17 x 1.4 mm PinoutCY7C1511V18 8M x CY7C1526V18 8M xWPS BWS CY7C1513V18 4M xCY7C1515V18 2M x Pin Definitions Pin Name Pin DescriptionPower Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceReferenced with Respect to TDO for JtagSingle Clock Mode Functional OverviewRead Operations Write OperationsConcurrent Transactions Depth ExpansionProgrammable Impedance Echo ClocksApplication Example Truth TableSram #1 OperationWrite Cycle Descriptions CommentsNWS1 BWS0BWS0 BWS1 BWS2 BWS3 Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TAP Controller Block Diagram TAP Electrical CharacteristicsTDI TCKTAP AC Switching Characteristics TAP Timing and Test ConditionsIdentification Register Definitions Scan Register SizesInstruction Codes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower Up Sequence Power Up Sequence in QDR-II SramDLL Constraints DC Electrical Characteristics Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Capacitance Thermal ResistanceParameter Description Test Conditions Max Unit Parameter Description Test Conditions Fbga UnitSwitching Characteristics Parameter Min MaxHigh LOWParameter Min Max Output Times DLL TimingSwitching Waveforms Read/Write/Deselect Sequence 28, 29Ordering Information 250 167 Package Diagram Ball Fbga 15 x 17 x 1.4 mmDocument Number Document HistoryREV ECN no Submission ORIG. Description of Change Date Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsVKN/AESA Pyrs