Cypress CY7C1515V18, CY7C1513V18, CY7C1511V18, CY7C1526V18 manual Ordering Information

Page 27

CY7C1511V18, CY7C1526V18

CY7C1513V18, CY7C1515V18

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed	Ordering Code	Package	Package Type	Operating
(MHz)	Ordering Code	Diagram	Package Type	Range
300	CY7C1511V18-300BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial

	CY7C1526V18-300BZC

	CY7C1513V18-300BZC

	CY7C1515V18-300BZC

	CY7C1511V18-300BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1526V18-300BZXC

	CY7C1513V18-300BZXC

	CY7C1515V18-300BZXC

	CY7C1511V18-300BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial

	CY7C1526V18-300BZI

	CY7C1513V18-300BZI

	CY7C1515V18-300BZI

	CY7C1511V18-300BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1526V18-300BZXI

	CY7C1513V18-300BZXI

	CY7C1515V18-300BZXI

278	CY7C1511V18-278BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial

	CY7C1526V18-278BZC

	CY7C1513V18-278BZC

	CY7C1515V18-278BZC

	CY7C1511V18-278BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1526V18-278BZXC

	CY7C1513V18-278BZXC

	CY7C1515V18-278BZXC

	CY7C1511V18-278BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial

	CY7C1526V18-278BZI

	CY7C1513V18-278BZI

	CY7C1515V18-278BZI

	CY7C1511V18-278BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1526V18-278BZXI

	CY7C1513V18-278BZXI

	CY7C1515V18-278BZXI

Document Number: 38-05363 Rev. *F

Page 27 of 32

[+] Feedback

Image 27

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1511V18 Logic Block Diagram CY7C1526V18Doff Logic Block Diagram CY7C1515V18 Logic Block Diagram CY7C1513V18CY7C1526V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1511V18 8M xCY7C1513V18 4M x WPS BWSCY7C1515V18 2M x Pin Name Pin Description Pin DefinitionsTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect toWrite Operations Single Clock ModeFunctional Overview Read OperationsEcho Clocks Concurrent TransactionsDepth Expansion Programmable ImpedanceOperation Application ExampleTruth Table Sram #1BWS0 Write Cycle DescriptionsComments NWS1BWS0 BWS1 BWS2 BWS3 Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit # Bump ID Boundary Scan OrderPower Up Sequence in QDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitLOW Switching CharacteristicsParameter Min Max HighDLL Timing Parameter Min Max Output TimesRead/Write/Deselect Sequence 28, 29 Switching WaveformsOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramDocument History Document NumberREV ECN no Submission ORIG. Description of Change Date Pyrs Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions VKN/AESA