Cypress CY7C1515V18, CY7C1513V18, CY7C1511V18, CY7C1526V18 manual Boundary Scan Order, Bit # Bump ID

Page 19

CY7C1511V18, CY7C1526V18

CY7C1513V18, CY7C1515V18

Boundary Scan Order

Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID
0	6R	28	10G	56	6A	84	1J

1	6P	29	9G	57	5B	85	2J

2	6N	30	11F	58	5A	86	3K

3	7P	31	11G	59	4A	87	3J

4	7N	32	9F	60	5C	88	2K

5	7R	33	10F	61	4B	89	1K

6	8R	34	11E	62	3A	90	2L

7	8P	35	10E	63	2A	91	3L

8	9R	36	10D	64	1A	92	1M

9	11P	37	9E	65	2B	93	1L

10	10P	38	10C	66	3B	94	3N

11	10N	39	11D	67	1C	95	3M

12	9P	40	9C	68	1B	96	1N

13	10M	41	9D	69	3D	97	2M

14	11N	42	11B	70	3C	98	3P

15	9M	43	11C	71	1D	99	2N

16	9N	44	9B	72	2C	100	2P

17	11L	45	10B	73	3E	101	1P

18	11M	46	11A	74	2D	102	3R

19	9L	47	10A	75	2E	103	4R

20	10L	48	9A	76	1E	104	4P

21	11K	49	8B	77	2F	105	5P

22	10K	50	7C	78	3F	106	5N

23	9J	51	6C	79	1G	107	5R

24	9K	52	8A	80	1F	108	Internal

25	10J	53	7A	81	3G

26	11J	54	7B	82	2G

27	11H	55	6B	83	1H

Document Number: 38-05363 Rev. *F

Page 19 of 32

[+] Feedback

Image 19

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1526V18 Logic Block Diagram CY7C1511V18Doff Logic Block Diagram CY7C1515V18 Logic Block Diagram CY7C1513V18CY7C1526V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1511V18 8M xWPS BWS CY7C1513V18 4M xCY7C1515V18 2M x Pin Name Pin Description Pin DefinitionsTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect toWrite Operations Single Clock ModeFunctional Overview Read OperationsEcho Clocks Concurrent TransactionsDepth Expansion Programmable ImpedanceOperation Application ExampleTruth Table Sram #1BWS0 Write Cycle DescriptionsComments NWS1BWS0 BWS1 BWS2 BWS3 Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit # Bump ID Boundary Scan OrderPower Up Sequence Power Up Sequence in QDR-II SramDLL Constraints DC Electrical Characteristics Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitLOW Switching CharacteristicsParameter Min Max HighDLL Timing Parameter Min Max Output TimesRead/Write/Deselect Sequence 28, 29 Switching WaveformsOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramDocument Number Document HistoryREV ECN no Submission ORIG. Description of Change Date Pyrs Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions VKN/AESA