Cypress CY7C1474V33, CY7C1472V33, CY7C1470V33 Boundary Scan Exit Order 1M x, A11, J10, W10, V10

Page 17

CY7C1470V33

CY7C1472V33

CY7C1474V33

Boundary Scan Exit Order (1M x 72)

Bit #	209-Ball ID		Bit #	209-Ball ID		Bit #	209-Ball ID		Bit #	209-Ball ID
1	A1		29	T1		57	U10		85	B11

2	A2		30	T2		58	T11		86	B10

3	B1		31	U1		59	T10		87	A11

4	B2		32	U2		60	R11		88	A10

5	C1		33	V1		61	R10		89	A7

6	C2		34	V2		62	P11		90	A5

7	D1		35	W1		63	P10		91	A9

8	D2		36	W2		64	N11		92	U8

9	E1		37	T6		65	N10		93	A6

10	E2		38	V3		66	M11		94	D6

11	F1		39	V4		67	M10		95	K6

12	F2		40	U4		68	L11		96	B6

13	G1		41	W5		69	L10		97	K3

14	G2		42	V6		70	P6		98	A8

15	H1		43	W6		71	J11		99	B4

16	H2		44	V5		72	J10		100	B3

17	J1		45	U5		73	H11		101	C3

18	J2		46	U6		74	H10		102	C4

19	L1		47	W7		75	G11		103	C8

20	L2		48	V7		76	G10		104	C9

21	M1		49	U7		77	F11		105	B9

22	M2		50	V8		78	F10		106	B8

23	N1		51	V9		79	E10		107	A4

24	N2		52	W11		80	E11		108	C6

25	P1		53	W10		81	D11		109	B7

26	P2		54	V11		82	D10		110	A3

27	R2		55	V10		83	C11

28	R1		56	U11		84	C10

Document #: 38-05289 Rev. *I

Page 17 of 29

[+] Feedback

Image 17

Contents Logic Block Diagram-CY7C1470V33 2M x FeaturesFunctional Description Cypress Semiconductor CorporationMaximum Access Time Maximum Operating Current Logic Block Diagram-CY7C1472V33 4M x250 MHz 200 MHz 167 MHz Unit Maximum Cmos Standby Current4M x Pin Configurations Pin Tqfp PackagesCY7C1472V33 4M x BWS Byte Write Select Inputs, active LOW. Qualified with Pin DefinitionsPin Name Type Pin Description Functional Overview ZZ Mode Electrical Characteristics Interleaved Burst Address Table Mode = Floating or VDDLinear Burst Address Table Mode = GND Operation Address Used Function CY7C1470V33 BW d BW c BW b BW a Partial Write Cycle Description1, 2, 3Function CY7C1472V33 Function CY7C1474V33Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller Block Diagram TAP Controller State DiagramTAP Instruction Set Instruction RegisterTAP Timing TAP AC Switching Characteristics Over the Operating Range9Parameter Description Min Max Unit Clock Output Times5V TAP AC Test Conditions 3V TAP AC Test ConditionsIdentification Codes Identification Register DefinitionsScan Register Sizes Bit # Ball ID Boundary Scan Exit Order 2M xBoundary Scan Exit Order 4M x A11 Boundary Scan Exit Order 1M xJ10 W10Maximum Ratings Electrical Characteristics Over the Operating Range13Operating Range Ambient RangeAC Test Loads and Waveforms Capacitance15Thermal Resistance Set-up Times Switching Characteristics Over the Operating Range 16250 200 167 Parameter Description Unit Min Max Read/Write/Timing22, 23 Switching WaveformsCEN Address A1 A2NOP, Stall and Deselect Cycles22, 23 ZZ Mode Timing26Ordering Information 250 Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm Package DiagramsBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm Document History ECN No Issue Date Orig. Description of ChangeVKN RXU