Cypress CY7C1470V33, CY7C1472V33 manual NOP, Stall and Deselect Cycles22, 23, ZZ Mode Timing26

Page 22

CY7C1470V33

CY7C1472V33

CY7C1474V33

Switching Waveforms (continued)

NOP, STALL and DESELECT Cycles[22, 23, 25]

1 2 3

CLK

CEN

ADV/LD

BWx

4	5	6	7	8	9	10

ADDRESS A1 A2

Data

In-Out (DQ)

WRITE	READ	STALL
D(A1)	Q(A2)

ZZ Mode Timing[26, 27]

CLK

A3	A4
D(A1)	Q(A2)	Q(A3)
READ	WRITE	STALL
Q(A3)	D(A4)

DON’T CARE

	A5
	D(A4)
NOP	READ
	Q(A5)

UNDEFINED

tCHZ

Q(A5)

DESELECT CONTINUE DESELECT

t ZZ

t ZZI

ISUPPLY

I DDZZ

ALL INPUTS (except ZZ)

Outputs (Q)

High-Z

DON’T CARE

t ZZREC

t RZZI

DESELECT or READ Only

Notes:

25.The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A Write is not performed during this cycle.

26.Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.

27.I/Os are in High-Z when exiting ZZ sleep mode.

Document #: 38-05289 Rev. *I

Page 22 of 29

[+] Feedback

Image 22

Contents Functional Description FeaturesLogic Block Diagram-CY7C1470V33 2M x Cypress Semiconductor Corporation250 MHz 200 MHz 167 MHz Unit Logic Block Diagram-CY7C1472V33 4M xMaximum Access Time Maximum Operating Current Maximum Cmos Standby CurrentPin Configurations Pin Tqfp Packages 4M xCY7C1472V33 4M x BWS Pin Name Type Pin Description Pin DefinitionsByte Write Select Inputs, active LOW. Qualified with Functional Overview Linear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Operation Address Used Function CY7C1472V33 Partial Write Cycle Description1, 2, 3Function CY7C1470V33 BW d BW c BW b BW a Function CY7C1474V33TAP Controller Block Diagram TAP Controller State Diagram Ieee 1149.1 Serial Boundary Scan JtagInstruction Register TAP Instruction SetParameter Description Min Max Unit Clock TAP AC Switching Characteristics Over the Operating Range9TAP Timing Output Times3V TAP AC Test Conditions 5V TAP AC Test ConditionsScan Register Sizes Identification Register DefinitionsIdentification Codes Boundary Scan Exit Order 4M x Boundary Scan Exit Order 2M xBit # Ball ID J10 Boundary Scan Exit Order 1M xA11 W10Operating Range Electrical Characteristics Over the Operating Range13Maximum Ratings Ambient RangeThermal Resistance Capacitance15AC Test Loads and Waveforms 250 200 167 Parameter Description Unit Min Max Switching Characteristics Over the Operating Range 16Set-up Times CEN Switching WaveformsRead/Write/Timing22, 23 Address A1 A2ZZ Mode Timing26 NOP, Stall and Deselect Cycles22, 23Ordering Information 250 Package Diagrams Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm ECN No Issue Date Orig. Description of Change Document HistoryRXU VKN