Cypress CY7C2561KV18, CY7C2563KV18 manual Switching Waveforms, Read/Write/Deselect Sequence 32, 33

Page 25

		PRELIMINARY	CY7C2561KV18, CY7C2576KV18
		PRELIMINARY	CY7C2563KV18, CY7C2565KV18
			CY7C2563KV18, CY7C2565KV18

Switching Waveforms

Read/Write/Deselect Sequence [32, 33, 34]

Figure 6. Waveform for 2.5 Cycle Read Latency

NOP 1

tKH

	READ	WRITE	READ	WRITE	NOP
	2	3	4	5	6	7	8
tKL	tCYC	tKHKH

RPS
tSC tHC	t SC tHC

WPS

D QVLD

A0	A1	A2		A3
tSA tHA		tHD		tSD		tHD
		t SD		tSD
		D10	D11	D12	D13	D30	D31	D32	D33
									tQVLD
				tCO		tDOH			tCQDOH	tCHZ
		tCLZ		tCO		tCQD			tCQDOH
		tCLZ				tCQD

(Read Latency = 2.5 Cycles)

Q00Q01 Q02 Q03 Q20

t CCQO

CQOH

Q21 Q22Q23

tCQH

tCQHCQH

tCQOH

CCQO

DON’T CARE

UNDEFINED

Notes

32.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.

33.Outputs are disabled (High-Z) one clock cycle after a NOP.

34.In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-15887 Rev. *E

Page 25 of 29

[+] Feedback

Image 25

Contents Functional Description Features ConfigurationsCypress Semiconductor Corporation 198 Champion Court Logic Block Diagram CY7C2576KV18 Logic Block Diagram CY7C2561KV18Doff Logic Block Diagram CY7C2565KV18 Logic Block Diagram CY7C2563KV18CY7C2561KV18 8M x Pin ConfigurationCY7C2576KV18 8M x WPS BWS CY7C2563KV18 4M xCY7C2565KV18 2M x Pin Definitions Pin Name Pin Description Power Supply Inputs for the Outputs of the Device Power Supply Inputs to the Core of the DeviceTDO for Jtag TCK Pin for JtagRead Operations Functional OverviewWrite Operations Byte Write OperationsDepth Expansion Valid Data Indicator QvldProgrammable Impedance Echo ClocksTruth Table Application ExampleOperation Comments Write Cycle DescriptionsRemains unaltered During the data portion of a write sequenceDevice Write cycle description table for CY7C2565KV18 followsInto the device. D359 remains unaltered Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTAP Controller TAP Electrical CharacteristicsParameter Description Test Conditions Min Max Unit GND ≤ VI ≤ VDDTAP Timing and Test Conditions TAP AC Switching CharacteristicsInstruction Codes Description Scan Register Sizes Register Name Bit SizeBoundary Scan Order Bit # Bump ID Power Up Sequence Power Up Sequence in QDR-II+ SramPLL Constraints VDD / VddqDC Electrical Characteristics Electrical CharacteristicsMaximum Ratings Operating RangeCapacitance AC Electrical CharacteristicsThermal Resistance Parameter Description Test Conditions Max UnitIncluding JIG Scope AC Test Loads and WaveformsParameter Min Max Switching CharacteristicsHigh LOWRead/Write/Deselect Sequence 32, 33 Switching WaveformsOrdering Information 450 Ball Fbga 13 x 15 x 1.4 mm Package DiagramWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History

PRELIMINARY

CY7C2563KV18, CY7C2565KV18