Cypress CY7C2565KV18, CY7C2563KV18 manual Write Cycle Descriptions, Comments, Remains unaltered

Page 11

 

 

 

 

 

 

 

 

 

 

 

 

PRELIMINARY

CY7C2561KV18, CY7C2576KV18

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18, CY7C2565KV18

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 4. Write Cycle Descriptions

 

 

 

 

The write cycle description table for CY7C2561KV18 and CY7C2563KV18 follows. [4, 12]

 

 

 

 

BWS

0/

 

BWS

1/

K

 

 

 

 

 

Comments

 

 

 

 

 

K

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NWS0

 

NWS1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

L

 

L

L–H

 

–

During the data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2561KV18 − both nibbles (D[7:0]) are written into the device.

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18 − both bytes (D[17:0]) are written into the device.

 

 

 

 

L

 

L

–

L-H

During the data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2561KV18 − both nibbles (D[7:0]) are written into the device.

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18 − both bytes (D[17:0]) are written into the device.

 

 

 

 

L

 

H

L–H

 

–

During the data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2561KV18 − only the lower nibble (D[3:0]) is written into the device, D[7:4]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18 − only the lower byte (D[8:0]) is written into the device, D[17:9]

remains unaltered.

 

L

 

H

–

L–H

During the data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2561KV18 − only the lower nibble (D[3:0]) is written into the device, D[7:4]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18 − only the lower byte (D[8:0]) is written into the device, D[17:9]

remains unaltered.

 

H

 

L

L–H

 

–

During the data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2561KV18 − only the upper nibble (D[7:4]) is written into the device, D[3:0]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18 − only the upper byte (D[17:9]) is written into the device, D[8:0]

remains unaltered.

 

H

 

L

–

L–H

During the data portion of a write sequence :

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2561KV18 − only the upper nibble (D[7:4]) is written into the device, D[3:0]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18 − only the upper byte (D[17:9]) is written into the device, D[8:0]

remains unaltered.

 

H

 

H

L–H

 

–

No data is written into the devices during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

H

 

H

–

L–H

No data is written into the devices during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 5. Write Cycle Descriptions

The write cycle description table for CY7C2576KV18 follows. [4, 12]

BWS0

K

K

Comments

L

L–H

–

During the data portion of a write sequence, the single byte (D[8:0]) is written into the device.

L

–

L–H

During the data portion of a write sequence, the single byte (D[8:0]) is written into the device.

H

L–H

–

No data is written into the device during this portion of a write operation.

 

 

 

 

H

–

L–H

No data is written into the device during this portion of a write operation.

 

 

 

 

Note

12.Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS0, NWS1, BWS0, BWS1, BWS2, and BWS3 can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Document Number: 001-15887 Rev. *E

Page 11 of 29

[+] Feedback

Page 10 Page 12
Image 11
Page 10 Page 12
Contents Cypress Semiconductor Corporation 198 Champion Court Features ConfigurationsFunctional Description Doff Logic Block Diagram CY7C2561KV18Logic Block Diagram CY7C2576KV18 Logic Block Diagram CY7C2565KV18 Logic Block Diagram CY7C2563KV18CY7C2576KV18 8M x Pin ConfigurationCY7C2561KV18 8M x CY7C2565KV18 2M x CY7C2563KV18 4M xWPS BWS Pin Definitions Pin Name Pin Description TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for JtagByte Write Operations Functional OverviewRead Operations Write OperationsEcho Clocks Valid Data Indicator QvldDepth Expansion Programmable ImpedanceOperation Application ExampleTruth Table During the data portion of a write sequence Write Cycle DescriptionsComments Remains unalteredDevice. D80 and D3518 remains unaltered Write cycle description table for CY7C2565KV18 followsDevice Into the device. D359 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramGND ≤ VI ≤ VDD TAP Electrical CharacteristicsTAP Controller Parameter Description Test Conditions Min Max UnitTAP Timing and Test Conditions TAP AC Switching CharacteristicsInstruction Codes Description Scan Register Sizes Register Name Bit SizeBoundary Scan Order Bit # Bump ID VDD / Vddq Power Up Sequence in QDR-II+ SramPower Up Sequence PLL ConstraintsOperating Range Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsParameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal ResistanceIncluding JIG Scope AC Test Loads and WaveformsLOW Switching CharacteristicsParameter Min Max HighRead/Write/Deselect Sequence 32, 33 Switching WaveformsOrdering Information 450 Ball Fbga 13 x 15 x 1.4 mm Package DiagramDocument History Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions
Top Page Image Contents