
  | 
  | 
  | 
  | 
  | 
  | PRELIMINARY | CY7C2561KV18, CY7C2576KV18  | ||||
  | 
  | 
  | 
  | 
  | 
  | CY7C2563KV18, CY7C2565KV18 | |||||
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | |||
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | ||
Table 7. Identification Register Definitions  | 
  | 
  | 
  | ||||||||
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | |
Instruction Field  | 
  | 
  | 
  | 
  | 
  | 
  | Value  | 
  | Description  | ||
  | CY7C2561KV18  | CY7C2576KV18  | 
  | CY7C2563KV18  | CY7C2565KV18  | ||||||
  | 
  | 
  | 
  | ||||||||
Revision Number  | 
  | 000  | 
  | 000  | 
  | 000  | 000  | Version number.  | |||
(31:29)  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
Cypress Device ID  | 
  | 11010010001000100  | 11010010001001100  | 
  | 11010010001010100  | 11010010001100100  | Defines the type of  | ||||
(28:12)  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | SRAM. | 
Cypress JEDEC ID  | 
  | 00000110100  | 
  | 00000110100  | 
  | 00000110100  | 00000110100  | Allows unique  | |||
(11:1)  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | identification of  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | SRAM vendor.  | 
ID Register  | 
  | 1  | 
  | 
  | 1  | 
  | 1  | 1  | Indicates the  | ||
Presence (0)  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | presence of an ID  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | register.  | 
Table 8. Scan Register Sizes | 
  | 
  | 
  | 
  | 
  | 
  | |||||
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | ||
  | 
  | 
  | Register Name | 
  | 
  | 
  | Bit Size | 
  | |||
Instruction  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 3  | 
  | |
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | |
Bypass  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 1  | 
  | |
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | |
ID  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 32  | 
  | |
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | |
Boundary Scan  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 109  | 
  | |
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | ||||
Table 9. Instruction Codes | 
  | 
  | 
  | 
  | 
  | 
  | |||||
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | 
  | |||
Instruction  | 
  | Code  | 
  | 
  | 
  | Description | 
  | ||||
EXTEST  | 
  | 000  | Captures the input and output ring contents.  | 
  | 
  | ||||||
  | 
  | 
  | 
  | ||||||||
IDCODE | 
  | 001  | Loads the ID register with the vendor ID code and places the register between TDI and TDO.  | ||||||||
  | 
  | 
  | 
  | 
  | 
  | This operation does not affect SRAM operation.  | 
  | 
  | |||
SAMPLE Z | 
  | 010  | Captures the input and output contents. Places the boundary scan register between TDI and  | ||||||||
  | 
  | 
  | 
  | 
  | 
  | TDO. Forces all SRAM output drivers to a   | 
  | ||||
RESERVED  | 
  | 011  | Do Not Use: This instruction is reserved for future use.  | 
  | |||||||
  | 
  | 
  | 
  | ||||||||
SAMPLE/PRELOAD | 
  | 100 | Captures the input and output ring contents. Places the boundary scan register between TDI  | ||||||||
  | 
  | 
  | 
  | 
  | 
  | and TDO. Does not affect the SRAM operation.  | 
  | 
  | |||
RESERVED  | 
  | 101  | Do Not Use: This instruction is reserved for future use.  | 
  | |||||||
  | 
  | 
  | 
  | 
  | |||||||
RESERVED  | 
  | 110  | Do Not Use: This instruction is reserved for future use.  | 
  | |||||||
  | 
  | 
  | 
  | ||||||||
BYPASS | 
  | 111  | Places the bypass register between TDI and TDO. This operation does not affect SRAM  | ||||||||
  | 
  | 
  | 
  | 
  | 
  | operation.  | 
  | 
  | 
  | ||
Document Number:   | Page 18 of 29  | 
[+] Feedback