Cypress CY7C2563KV18, CY7C2561KV18 Write cycle description table for CY7C2565KV18 follows, Device

Page 12

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PRELIMINARY

CY7C2561KV18, CY7C2576KV18

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C2563KV18, CY7C2565KV18

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 6. Write Cycle Descriptions

 

 

 

 

 

 

 

 

The write cycle description table for CY7C2565KV18 follows. [4, 12]

 

 

 

BWS

0

 

BWS

1

 

BWS

2

 

BWS

3

K

 

 

K

 

 

Comments

 

L

 

L

 

L

 

L

L–H

 

 

–

During the data portion of a write sequence, all four bytes (D[35:0]) are written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device.

 

 

 

L

 

L

 

L

 

L

–

 

L–H

During the data portion of a write sequence, all four bytes (D[35:0]) are written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device.

 

 

 

L

 

H

 

H

 

H

L–H

 

 

–

During the data portion of a write sequence, only the lower byte (D[8:0]) is written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device. D[35:9] remains unaltered.

 

L

 

H

 

H

 

H

–

 

L–H

During the data portion of a write sequence, only the lower byte (D[8:0]) is written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device. D[35:9] remains unaltered.

 

H

 

L

 

H

 

H

L–H

 

 

–

During the data portion of a write sequence, only the byte (D[17:9]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[8:0] and D[35:18] remains unaltered.

 

H

 

L

 

H

 

H

–

 

L–H

During the data portion of a write sequence, only the byte (D[17:9]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[8:0] and D[35:18] remains unaltered.

 

H

 

H

 

L

 

H

L–H

 

 

–

During the data portion of a write sequence, only the byte (D[26:18]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[17:0] and D[35:27] remains unaltered.

 

H

 

H

 

L

 

H

–

 

L–H

During the data portion of a write sequence, only the byte (D[26:18]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[17:0] and D[35:27] remains unaltered.

 

H

 

H

 

H

 

L

L–H

 

 

–

During the data portion of a write sequence, only the byte (D[35:27]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[26:0] remains unaltered.

 

H

 

H

 

H

 

L

–

 

L–H

During the data portion of a write sequence, only the byte (D[35:27]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[26:0] remains unaltered.

 

H

 

H

 

H

 

H

L–H

 

 

–

No data is written into the device during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

H

 

H

 

H

 

H

–

 

L–H

No data is written into the device during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Document Number: 001-15887 Rev. *E

Page 12 of 29

[+] Feedback

Page 11 Page 13
Image 12
Page 11 Page 13
Contents Features Configurations Functional DescriptionCypress Semiconductor Corporation 198 Champion Court Logic Block Diagram CY7C2561KV18 Logic Block Diagram CY7C2576KV18Doff Logic Block Diagram CY7C2563KV18 Logic Block Diagram CY7C2565KV18Pin Configuration CY7C2561KV18 8M xCY7C2576KV18 8M x CY7C2563KV18 4M x WPS BWSCY7C2565KV18 2M x Pin Definitions Pin Name Pin Description Power Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Read OperationsWrite Operations Byte Write OperationsValid Data Indicator Qvld Depth ExpansionProgrammable Impedance Echo ClocksApplication Example Truth TableOperation Write Cycle Descriptions CommentsRemains unaltered During the data portion of a write sequenceWrite cycle description table for CY7C2565KV18 follows DeviceInto the device. D359 remains unaltered Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller followsTAP Electrical Characteristics TAP ControllerParameter Description Test Conditions Min Max Unit GND ≤ VI ≤ VDDTAP AC Switching Characteristics TAP Timing and Test ConditionsScan Register Sizes Register Name Bit Size Instruction Codes DescriptionBoundary Scan Order Bit # Bump ID Power Up Sequence in QDR-II+ Sram Power Up SequencePLL Constraints VDD / VddqElectrical Characteristics DC Electrical CharacteristicsMaximum Ratings Operating RangeAC Electrical Characteristics CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitAC Test Loads and Waveforms Including JIG ScopeSwitching Characteristics Parameter Min MaxHigh LOWSwitching Waveforms Read/Write/Deselect Sequence 32, 33Ordering Information 450 Package Diagram Ball Fbga 13 x 15 x 1.4 mmSales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsDocument History
Top Page Image Contents