Cypress CY7C1464AV33, CY7C1462AV33, CY7C1460AV33 manual Ordering Information

Page 22

CY7C1460AV33

CY7C1462AV33

CY7C1464AV33

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or

visit www.cypress.com for actual products offered.

Speed

Ordering Code

Package

Part and Package Type

Operating

(MHz)

Diagram

Range

 

 

 

 

 

167

CY7C1460AV33-167AXC

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free

Commercial

 

 

 

 

 

 

CY7C1462AV33-167AXC

 

 

 

 

 

 

 

 

 

CY7C1460AV33-167BZC

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)

 

 

 

 

 

 

 

CY7C1462AV33-167BZC

 

 

 

 

 

 

 

 

 

CY7C1460AV33-167BZXC

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free

 

 

 

 

 

 

 

CY7C1462AV33-167BZXC

 

 

 

 

 

 

 

 

 

CY7C1464AV33-167BGC

51-85167

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)

 

 

 

 

 

 

 

CY7C1464AV33-167BGXC

 

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Lead-Free

 

 

 

 

 

 

 

CY7C1460AV33-167AXI

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free

lndustrial

 

 

 

 

 

 

CY7C1462AV33-167AXI

 

 

 

 

 

 

 

 

 

CY7C1460AV33-167BZI

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)

 

 

 

 

 

 

 

CY7C1462AV33-167BZI

 

 

 

 

 

 

 

 

 

CY7C1460AV33-167BZXI

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free

 

 

 

 

 

 

 

CY7C1462AV33-167BZXI

 

 

 

 

 

 

 

 

 

CY7C1464AV33-167BGI

51-85167

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)

 

 

 

 

 

 

 

CY7C1464AV33-167BGXI

 

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Lead-Free

 

 

 

 

 

 

200

CY7C1460AV33-200AXC

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free

Commercial

 

 

 

 

 

 

CY7C1462AV33-200AXC

 

 

 

 

 

 

 

 

 

CY7C1460AV33-200BZC

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)

 

 

 

 

 

 

 

CY7C1462AV33-200BZC

 

 

 

 

 

 

 

 

 

CY7C1460AV33-200BZXC

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free

 

 

 

 

 

 

 

CY7C1462AV33-200BZXC

 

 

 

 

 

 

 

 

 

CY7C1464AV33-200BGC

51-85167

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)

 

 

 

 

 

 

 

CY7C1464AV33-200BGXC

 

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Lead-Free

 

 

 

 

 

 

 

CY7C1460AV33-200AXI

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free

lndustrial

 

 

 

 

 

 

CY7C1462AV33-200AXI

 

 

 

 

 

 

 

 

 

CY7C1460AV33-200BZI

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)

 

 

 

 

 

 

 

CY7C1462AV33-200BZI

 

 

 

 

 

 

 

 

 

CY7C1460AV33-200BZXI

51-85165

165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free

 

 

 

 

 

 

 

CY7C1462AV33-200BZXI

 

 

 

 

 

 

 

 

 

CY7C1464AV33-200BGI

51-85167

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm)

 

 

 

 

 

 

 

CY7C1464AV33-200BGXI

 

209-ball Fine-Pitch Ball Grid Array (14 × 22 × 1.76 mm) Lead-Free

 

 

 

 

 

 

Document #: 38-05353 Rev. *D

Page 22 of 27

[+] Feedback

Image 22
Contents Functional Description FeaturesLogic Block Diagram-CY7C1460AV33 1M x Cypress Semiconductor CorporationSelection Guide Logic Block Diagram-CY7C1462AV33 2M xLogic Block Diagram-CY7C1464AV33 512K x 250 MHz 200 MHz 167 MHz UnitPin Configurations Pin Tqfp Pinout 2M ×CY7C1462AV33 2M × Pin Definitions Pin Name Type Pin DescriptionPower supply for the I/O circuitry Power supply inputs to the core of the deviceClock input to the Jtag circuitry Single Write Accesses Single Read AccessesBurst Read Accesses Burst Write AccessesLinear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Function CY7C1460AV33 Partial Write Cycle Description 1, 2, 3Stall Function CY7C1462AV33 2,8Test Access Port TAP TAP Controller Block Diagram TAP Controller State DiagramDisabling the Jtag Feature Performing a TAP ResetBypass Register TAP Instruction SetOutput Times TAP TimingParameter Description Min Max Unit Clock Set-up Times5V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating Conditions3V TAP AC Test Conditions Identification Register DefinitionsRegister Name Bit Size ×36 Bit Size ×18 Bit Size ×72 Scan Register SizesIdentification Codes Instruction Code DescriptionCY7C1460AV33 1M x 36, CY7C1462AV33 2M x Bit# Ball ID Ball Fbga Boundary Scan OrderBit# Ball ID Ball BGA Boundary Scan Order 13 CY7C14604V33 512K x Bit# Ball IDOperating Range Electrical Characteristics Over the Operating Range15Maximum Ratings Ambient RangeThermal Resistance17 Capacitance17AC Test Loads and Waveforms Switching Characteristics Over the Operating Range 22 250 200 167 Parameter Description Unit Min MaxSwitching Waveforms Read/Write/Timing24, 25ZZ Mode Timing28 NOP,STALL and Deselect Cycles24, 25Ordering Information 250 Package Diagrams Pin Tqfp 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm ECN No Issue Date Orig. Description of Change Document History

CY7C1462AV33, CY7C1464AV33, CY7C1460AV33 specifications

The Cypress CY7C1460AV33, CY7C1464AV33, and CY7C1462AV33 are high-performance, low-power asynchronous SRAM devices that find wide applications in various electronic systems, encompassing telecommunications, computing, and consumer electronics. These SRAM products are particularly popular for their speed, efficiency, and versatility in a range of data processing applications.

A key feature of the CY7C1460AV33 is its 64K x 16 memory architecture, while the CY7C1464AV33 offers a 256K x 16 configuration, and the CY7C1462AV33 provides a 128K x 16 setup. This allows designers to tailor their memory requirements based on the specific demands of their applications, promoting system optimization and enhancing performance.

One of the standout characteristics of these SRAM devices is their high-speed operation. With access times as low as 10 nanoseconds, they are capable of supporting demanding applications that necessitate rapid data retrieval and storage. This performance is complemented by a low cycle time, which contributes to faster data rates, enabling seamless data flow and efficient processing capabilities.

Low power consumption is another defining feature of the CY7C1460AV33, CY7C1464AV33, and CY7C1462AV33. These devices utilize advanced CMOS technology, ensuring minimal energy usage without sacrificing performance. This is particularly advantageous for battery-operated devices and applications where energy efficiency is critical.

The SRAM devices also boast robust reliability and environmental tolerance. They are designed to operate over a wide temperature range, making them suitable for various operating conditions. Additionally, the use of advanced process technology ensures data integrity and durability, allowing them to survive in harsh environments.

Furthermore, the devices support a simple interfacing design, enabling easy integration into existing systems. They feature dual-chip select and byte write functionality, which enhances flexibility in memory handling, providing the capability to manage data more effectively.

In summary, the Cypress CY7C1460AV33, CY7C1464AV33, and CY7C1462AV33 offer high-speed, low-power, and highly reliable SRAM solutions suitable for various applications. With their advanced technology and robust characteristics, these devices are invaluable in modern electronic design, enabling innovation and performance optimization across diverse fields.