Cypress CY7C65113C manual Downstream Port Suspend and Resume, Hub Ports Data Register

Page 32

CY7C65113C

.

 

 

 

 

 

 

 

ADDRESS 0x50

Hub Ports Data

 

 

 

 

 

 

Bit #

7

6

5

4

3

 

2

1

0

Bit Name

Reserved

Reserved

Reserved

Reserved

Port 4

Diff.

Port 3 Diff.

Port 2 Diff.

Port 1 Diff.

 

 

 

 

 

Data

Data

Data

Data

Read/Write

R

R

R

R

R

 

R

R

R

Reset

0

0

0

0

0

 

0

0

0

 

 

 

Figure 16-7.

Hub Ports Data Register

 

 

 

Bit [0..3] : Port x Diff Data (where x = 1..4).

Set to 1 if D+ > D- (forced differential 1, if signal is differential, i.e. not a SE0 or SE1). Set to 0 if D- > D+ (forced differential 0, if signal is differential, i.e. not a SE0 or SE1).

Bit [4..7] : Reserved. Set to 0.

16.4Downstream Port Suspend and Resume

The Hub Ports Suspend Register (Figure 16-8) and Hub Ports Resume Status Register (Figure 16-9) indicate the suspend and resume conditions on downstream ports. The suspend register must be set by firmware for any ports that are selectively suspended. Also, this register is only valid for ports that are selectively suspended.

If a port is marked as selectively suspended, normal USB traffic is not sent to that port. Resume traffic is also prevented from going to that port, unless the Resume comes from the selectively suspended port. If a resume condition is detected on the port, hardware reflects a Resume back to the port, sets the Resume bit in the Hub Ports Resume Register, and generates a hub interrupt.

If a disconnect occurs on a port marked as selectively suspended, the suspend bit is cleared.

The Device Remote Wakeup bit (bit 7) of the Hub Ports Suspend Register controls whether or not the resume signal is propagated by the hub after a connect or a disconnect event. If the Device Remote Wakeup bit is set, the hub will automatically propagate the resume signal after a connect or a disconnect event. If the Device Remote Wakeup bit is cleared, the hub will not propagate the resume signal. The setting of the Device Remote Wakeup flag has no impact on the propagation of the resume signal after a downstream remote wakeup event. The hub will automatically propagate the resume signal after a remote wakeup event, regardless of the state of the Device Remote wakeup bit. The state of this bit has no impact on the generation of the hub interrupt.

A resume bit is set automatically when hardware detects a resume condition on a selectively suspended downstream port. The resume condition is a differential ‘1’ for a low-speed device and a differential ‘0’ for a full-speed device.

These registers are cleared on reset or USB bus reset.

Hub Ports Suspend

 

 

 

 

 

 

 

Address 0x4D

Bit #

7

6

5

4

3

 

2

1

 

0

Bit Name

Device

Reserved

Reserved

Reserved

Port 4

 

Port 3

Port 2

 

Port 1

 

Remote

 

 

 

Selective

 

Selective

Selective

 

Selective

 

Wakeup

 

 

 

Suspend

 

Suspend

Suspend

 

Suspend

Read/Write

R/W

R/W

R/W

R/W

R/W

 

R/W

R/W

 

R/W

Reset

0

0

0

0

0

 

0

0

 

0

 

 

 

Figure 16-8. Hub Ports Suspend Register

 

 

 

 

Bit [0..3] : Port x Selective Suspend (where x = 1..4).

Set to 1 if Port x is Selectively Suspended; Set to 0 if Port x Do not suspend. Bit 7 : Device Remote Wakeup.

When set to 1, Enable hardware upstream resume signaling for connect/disconnect events during global resume. When set to 0, Disable hardware upstream resume signaling for connect/disconnect events during global resume.

Document #: 38-08002 Rev. *D

Page 32 of 49

[+] Feedback

Image 32
Contents USB Hub with Microcontroller Cypress Semiconductor CorporationCY7C65113C 16.0 17.018.0 19.0List of Tables Features Functional Overview GpioI2C USBLogic Block Diagram Pin Configurations Product Summary TablesPin Assignments Top View CY7C65113C 28-pin SoicI/O Register Summary Instruction Set Summary Instruction Set SummaryMnemonic Operand Opcode CyclesProgramming Model 14-bit Program CounterProgram Memory begins here KB -32 Prom ends here CY7C65113C8-bit Program Stack Pointer PSP 8-bit Accumulator a8-bit Temporary Register MOV A, Dspinit 8-bit Data Stack Pointer DSPAddress Modes Power-on Reset ClockingXtalout XtalinSuspend Mode Watchdog ResetPort 0 Data Address General-purpose I/O PortsPort 0,1 Low Isink Gpio Configuration Port Gpio Configuration AddressPort 0 Interrupt Enable 10.0 12-bit Free-Running TimerGpio Interrupt Enable Ports 11.0 I2C Configuration Register Timer LSB AddressTimer MSB Address 2C Configuration Address12.0 I2C-compatible Controller I2C Data Address2C Status and Control Address ACKContinue/Busy Write 1 to indicate ready for next transaction IRQ Processor Status and Control RegisterProcessor Status and Control Address 0xFF Interrupts Global Interrupt Enable Register AddressUSB Endpoint Interrupt Enable Address Interrupt Controller Function Diagram Interrupt VectorsInterrupt Latency USB Bus Reset InterruptTimer Interrupt USB Endpoint Interrupts USB Hub InterruptGpio Interrupt 14.8 I2C InterruptUSB Overview USB Serial Interface Engine SIEUSB Enumeration ACK/NAK/STALLHub Ports Connect Status Connecting/Disconnecting a USB DeviceUSB Hub Hub Ports Enable Register Address Hub Ports Enable RegisterEnabling/Disabling a USB Device Hub Downstream Ports Status and ControlHub Ports SE0 Status Address 0x4F Hub Downstream Ports Control Register Address 0x4BHub Ports Force Low Downstream Port Suspend and Resume Hub Ports DataHub Ports Data Register Hub Ports Suspend Address 0x4DUSB Status and Control Address 0x1F USB Upstream Port Status and ControlHub Ports Resume Address 0x4E USB Serial Interface Engine Operation USB Device AddressesUSB Device Endpoints USB Device Address Device A, B Addresses 0x10A and 0x40BSize Label Start Address USB Control Endpoint Mode RegistersUSB Device Endpoint Zero Mode A0, B0 USB Non-control Endpoint Mode Registers USB Non-control Device Endpoint ModeUSB Endpoint Counter Registers StallUpdate Endpoint Mode/Count Registers Update and Locking MechanismSetup Update only if Fifo is Written DataSet Data SetUSB Mode Tables Setup OUTDtog Dval Count Dtog Dval Count Endpoint Register Summary PortsLOW Sample Schematic Absolute Maximum RatingsElectrical Characteristics Parameter Description Conditions Min Max Unit GeneralUSB Interface Upstream/Downstream PortSwitching Characteristics fOSC = 6.0 MHz USB Full-speed Signaling10Timer Signals Parameter Description Min Max Unit Clock SourcePackage Diagram Ordering InformationOrdering Code Prom Size Package Type Operating Range CY7C65113C-SXCTREV ECN no Issue Date Orig. Description of ChangeDocument History