Cypress CY8C24123A manual Ocd, Not for Production

Page 12

CY8C24123A

CY8C24223A, CY8C24423A

56-Pin Part Pinout

The 56-pin SSOP part is for the CY8C24000A On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 7. Pin Definitions - 56-Pin SSOP

Pin

Type

Pin

Description

No.

Digital

Analog

Name

 

1

 

 

NC

No Connection

2

IO

I

P0[7]

Analog Column Mux Input

3

IO

I

P0[5]

Analog Column Mux Input and

 

 

 

 

Column Output

4

IO

I

P0[3]

Analog Column Mux Input and

 

 

 

 

Column Output

5

IO

I

P0[1]

Analog Column Mux Input

6

IO

 

P2[7]

 

7

IO

 

P2[5]

 

8

IO

I

P2[3]

Direct Switched Capacitor Block

 

 

 

 

Input

9

IO

I

P2[1]

Direct sWitched Capacitor Block

 

 

 

 

Input

10

IO

 

P4[7]

 

11

IO

 

P4[5]

 

12

IO

I

P4[3]

 

13

IO

I

P4[1]

 

14

OCD

 

OCD

OCD Even Data IO.

 

 

 

E

 

15

OCD

 

OCD

OCD Odd Data Output

 

 

 

O

 

16

Power

 

SMP

Switch Mode Pump (SMP)

 

 

 

 

Connection to required External

 

 

 

 

Components

17

IO

 

P3[7]

 

18

IO

 

P3[5]

 

19

IO

 

P3[3]

 

20

IO

 

P3[1]

 

21

IO

 

P5[3]

 

22

IO

 

P5[1]

 

23

IO

 

P1[7]

I2C Serial Clock (SCL)

24

IO

 

P1[5]

I2C Serial Data (SDA)

25

 

 

NC

No Connection

26

IO

 

P1[3]

 

27

IO

 

P1[1]

Crystal Input (XTALin), I2C Serial

 

 

 

 

Clock (SCL), ISSP-SCLK*

28

Power

 

Vdd

Supply Voltage

29

 

 

NC

No Connection

30

 

 

NC

No Connection

31

IO

 

P1[0]

Crystal Output (XTALout), I2C

 

 

 

 

Serial Data (SDA), ISSP-SDATA*

32

IO

 

P1[2]

 

33

IO

 

P1[4]

Optional External Clock Input

 

 

 

 

(EXTCLK)

Figure 10. CY8C24000A 56-Pin PSoC Device

NC

 

1

 

56

 

Vdd

 

 

 

AI, P0[7]

 

2

 

55

 

P0[6], AI

AIO, P0[5]

 

3

 

54

 

P0[4], AIO

AIO, P0[3]

 

4

 

53

 

P0[2], AIO

 

 

 

AI, P0[1]

 

5

 

52

 

P0[0], AI

P2[7]

 

6

 

51

 

P2[6], External VRef

P2[5]

 

7

 

50

 

P2[4], External AGND

AI, P2[3]

 

8

 

49

 

P2[2], AI

 

 

 

AI, P2[1]

 

9

 

48

 

P2[0], AI

P4[7]

 

10

 

47

 

P4[6]

P4[5]

 

11

 

46

 

P4[4]

P4[3]

 

12

 

45

 

P4[2]

 

 

 

P4[1]

 

13

SSOP

44

 

P4[0]

 

 

OCDE

 

14

43

 

CCLK

 

 

OCDO

 

15

 

42

 

HCLK

SMP

 

16

 

41

 

XRES

P3[7]

 

17

 

40

 

P3[6]

 

 

 

P3[5]

 

18

 

39

 

P3[4]

P3[3]

 

19

 

38

 

P3[2]

 

 

 

P3[1]

 

20

 

37

 

P3[0]

P5[3]

 

21

 

36

 

P5[2]

 

 

 

P5[1]

 

22

 

35

 

P5[0]

 

 

 

I2C SCL, P1[7]

 

23

 

34

 

P1[6]

 

 

 

I2C SDA, P1[5]

 

24

 

33

 

P1[4], EXTCLK

 

 

 

NC

 

25

 

32

 

P1[2]

 

 

 

P1[3]

 

26

 

31

 

P1[0], XTALOut, I2C SDA, SDATA

 

 

 

SCLK, I2C SCL, XTALIn, P1[1]

 

27

 

30

 

NC

 

 

 

Vss

 

28

 

29

 

NC

 

 

 

 

 

 

 

 

 

 

Not for Production

Document Number: 38-12028 Rev. *I

Page 12 of 56

[+] Feedback

Image 12
Contents Features Logic Block DiagramCypress Semiconductor Corporation 198 Champion Court PSoC Functional Overview PSoC CoreDigital System Analog System Block Diagram Analog SystemPSoC Device Characteristics PSoC Part Getting StartedAdditional System Resources Consultants Technical Support Application NotesDevelopment Tools PSoC Designer Software SubsystemsDevice Editor Design BrowserDesigning with User Modules Hardware ToolsDevice Editor Application EditorDocument Conventions Acronyms UsedUnits of Measure Numeric NamingPinouts Pin Part Pinoutt2PDIP 3SOICPin Part Pinout Pin Definitions 20-Pin PDIP, SSOP, and SoicSCL, ISSP-SCLK SDA, ISSP-SDATAActive High External Reset with Internal CY8C24423A 28-Pin PSoC DeviceSwitch Mode Pump SMP Connection Pin Definitions 32-Pin QFNTo External Components required ExtclkOCD Not for ProductionOCD Hclk OCD CclkRegister Reference Register ConventionsRegister Mapping Tables Abbreviations UsedName Addr Access Hex Register Map Bank 0 Table User SpaceRegister Map Bank 1 Table Configuration Space ACB01CR2 Cpuf CPUSCR1 CPUSCR0 Electrical Specifications Units of Measure Symbol Unit of MeasureOperating Temperature Absolute Maximum Ratings Symbol Description Min Typ UnitsOperating Temperature Symbol Description Min Typ Max Units Absolute Maximum RatingsDC Electrical Characteristics DC Chip-Level SpecificationsDC General Purpose IO Specifications DC Operational Amplifier Specifications Psrr OAAverage Input Offset Voltage Drift DC Low Power Comparator Specifications Low power comparator LPC reference Vdd Voltage rangeLPC supply current LPC voltage offset Document Number 38-12028 Rev. *IDC Analog Output Buffer Specifications Psrr OBDC Switch Mode Pump Specifications Switching Frequency MHz Switching Duty CycleOutput Voltage Ripple depends on DC Analog Reference Specifications Bandgap Voltage Reference Agnd = Vdd/2Agnd = 2 x BandGap BG + Agnd = P24 P24 = Vdd/2 Agnd = 2 x BandGap Not Allowed Agnd = P24 P24 = Vdd/2CY8C24123A CY8C24223A, CY8C24423A DC Analog PSoC Block Specifications DC POR, SMP, and LVD SpecificationsDC Programming Specifications AC Electrical Characteristics AC Chip-Level SpecificationsDC24M MHz Refer to the AC Digital Block Nominal Specifications CPU Frequency 2.7V NominalDC12M MHz Duty Cycle Jitter12M1P MHz Period Jitter IMOEnable Gain32K Select AC General Purpose IO Specifications AC Operational Amplifier Specifications Noise at 1 kHz Power = Medium, Opamp Bias = HighBW OA NV/rt-HzCY8C24123A CY8C24223A, CY8C24423A Typical Agnd Noise with P24 Bypass AC Low Power Comparator Specifications AC Digital Block SpecificationsCrcprs SpimPRS CRCAC Analog Output Buffer Specifications Large Signal Bandwidth, 1V pp, 3dB BW, 100 pF LoadBW OB AC External Clock Specifications AC Programming Specifications AC I2C SpecificationsSetup Time for Stop Condition Bus Free Time Between a Stop and Start ConditionPulse Width of spikes are suppressed by Input filter Packaging Dimensions Packaging InformationPin 150-Mil Soic Pin 210-Mil Ssop 51-85014 *D Pin 5x5 mm QFN Pin Sawn QFN Package Capacitance on Crystal Pins Solder Reflow Peak TemperatureTypical Package Capacitance on Crystal Pins Thermal ImpedancesDevelopment Tool Selection SoftwareDevelopment Kits Evaluation ToolsAccessories Emulation and Programming Emulation and Programming AccessoriesDevice Programmers Third Party Tools Build a PSoC Emulator into Your BoardOrdering Information Ordering Code DefinitionsSawn QFN Document History Orig. Submission Description of Change DateSales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsUSB

CY8C24123A specifications

The Cypress CY8C24123A is a prominent member of the PSoC (Programmable System-on-Chip) family, which integrates a microcontroller with programmable analog and digital components on a single chip. Designed for low-power applications, the CY8C24123A offers a compelling mix of features and technologies that make it a popular choice for embedded system developers.

One of the standout features of the CY8C24123A is its low power consumption, which allows it to extend battery life in portable applications. It operates at a voltage range of 1.71V to 5.5V, making it versatile for various power supply options. This device is equipped with a 24 MHz CPU that efficiently executes tasks while keeping energy usage minimal.

The chip boasts a rich set of programmable peripherals, including analog components such as operational amplifiers, comparators, and DACs, enabling designers to create custom signal processing pathways. These features are complemented by a variety of digital peripherals, like timers, UART, I2C, and SPI interfaces, which facilitate communication with other devices and microcontrollers. The integration of these components reduces the need for external components, leading to a more compact design and lower overall system costs.

Moreover, the CY8C24123A includes Flash memory (up to 2 KB) and SRAM (256 bytes), providing ample storage for application code and data. This Flash memory is reprogrammable, enabling developers to update their applications easily without needing to replace the chip.

Another defining characteristic of the CY8C24123A is its programmability. The device can be configured and programmed using the Cypress PSoC Designer software, which allows developers to design and simulate their applications in a user-friendly environment. The combination of hardware-based flexibility and software configuration provides a robust platform for creating custom solutions tailored to specific application requirements.

Overall, the Cypress CY8C24123A stands out for its balance of performance, programmability, and power efficiency. Its integration of programmable analog and digital blocks makes it suitable for a wide range of applications, including industrial control, consumer electronics, and automotive systems. The ability to customize the chip's functionality further boosts its appeal, making it an excellent choice for developers seeking a versatile and efficient solution for their embedded projects.