Xilinx
PCI-X v5.1
manual
Preface About This Guide
Install
Input Delay Buffers
Configuration Pins
Page 12
R
Preface:
About This Guide
12
www.xilinx.com
PCI-X
v5.1 165 Getting Started Guide
UG158 March 24, 2008
Page 11
Page 13
Image 12
Page 11
Page 13
Contents
LogiCORE IP Initiator/Target v5.1 for PCI-X
UG158 March 24
PCI-X v5.1 165 Getting Started Guide UG158 March 24
Version Revision
Ug000preface.fm to Guide
Version Revision
Table of Contents
Implementing a Design
Schedule of Figures
8Options for Implementation Options/Constraints
PCI-X v5.1 165 Getting Started Guide
Guide Contents
About This Guide
Conventions
Typographical
Preface About This Guide
Convention Meaning or Use Example
Online Document
Conventions
Preface About This Guide
Getting Started
System Requirements
About the Example Design
Additional Documentation
Technical Support
Feedback
Core Interface for PCI-X
Licensing the Core
Before you Begin
Licensing Options
Full System Hardware Evaluation
Installing Your License File
Full License
Direct Download
Licensing the Core
Family Specific Considerations
Design Support
Simulation
Virtex-4 Devices
Wrapper Files
Configuration Pins
Bus Mode Detection
Device Initialization
Bus Width Detection
Bus Clock Usage
Family Specific Considerations
Electrical Compliance
Electrical Compliance
Input Delay Buffers
Generating Bitstreams
Generating Bitstreams
Family Specific Considerations
Functional Simulation
Cadence IUS
Mentor Graphics ModelSim
Verilog
Functional Simulation
Install Path/verilog/example/funcsim
Mentor Graphics ModelSim
To run the simulation, type the following do modelsim.do
Synthesizing a Design
Synplicity Synplify
Synthesizing a Design
2Main Project Window
Synplicity Synplify
3Files to Add Virtex Library
5Files to Add User Application
7Options for Implementation Device
9Create a New Project
10Main Project Window
12Files to Add LogiCORE Files
14Main Project Window
Exemplar LeonardoSpectrum
15Options for Implementation Device
Xilinx XST
Xilinx XST
Synthesizing a Design
Implementing a Design
ISE Foundation
Implementing a Design
Timing Simulation
Timing Simulation
Install Path/vhdl/example/postsim
Related pages
Basic Troubleshooting Guide for Panduit DPOE12U1X
Wire Specifications for Bosch Appliances 7000
Appendix B. Driver Error Messages for FieldServer FS-8700-47
Timing chart for BenQ MX722
Decreasing the sound of the zoom when recording a video for Samsung ST700
Désinstallation for Samsung LH48DHDPLGC/EN
Parts List for Desa VMH26TNB
Area Code List for Sony DVP-FX701
Song Control Shuffle Mode Repeat Mode Play/Pause Stop for Dual XDVD8183N
What features should I know about the
Hughes Kettner Attax 80
?
Top
Page
Image
Contents