Trademarks | Albatron Technology ARM11/Cortex-A8 guide

bdiGDB for GNU Debugger, BDI2000 (ARM11/Cortex-A8)

User Manual 54

C Trademarks

All trademarks are property of their respective holders.

© Copyright 1997-2007 by ABATRON AG Switzerland

V 1.04

Image 54

Albatron Technology ARM11/Cortex-A8 user manual Trademarks, All trademarks are property of their respective holders

Contents

BdiGDB Introduction InstallationUsing bdiGDB BDI2000 BDI Conﬁguration Troubleshooting Maintenance Trademarks Appendices Introduction BDI2000 BDI Conﬁguration Installation Connecting the BDI2000 to TargetFor BDI Main / Target a connector signals see table on next BDI Main / Target a Connector Signals Jtag Test Reset Changing Target Processor Type For Target B connector signals see table on next Adaptive Clocking BDI Target B Connector Signals Returned Jtag Test Clock Please switch on the system in the following sequence External power supply Target system Power Supply from Target System 142 Status LED «MODE» Built in LED indicates the following BDI states RS232 Connector PC Host BASE-T ConnectorEthernet communication Name Description Installation of the Conﬁguration Software Overview of an installation / conﬁguration processActivating Bootp 1 Conﬁguration with a Linux / Unix host Build the setup toolLoad/Update the BDI ﬁrmware/logic Following the steps to bring-up a new BDI2000 ﬁle name without any path Check conﬁguration and exit loader modeTransmit the initial conﬁguration parameters For more information about Tftp use man tftpd 2 Conﬁguration with a Windows host Ory / programmable logic Recover procedure Reassemble the unit as described in Appendix «Maintenance» Testing the BDI2000 to host connection Tftp server for Windows NT Using bdiGDB Principle of operation Conﬁguration File Part Init BdiGDB for GNU Debugger, BDI2000 ARM11/Cortex-A8 Format COFF, SREC, AOUT, BIN, ELF or ROM Example Using a startup program to initialize the target systemROM on the target, select ROM as the format Format Coff None Part TargetCputype ARM1136 Pushpull RUN HaltStop Loadonly Breakmode Hard SoftHard Core Daisy chained Jtag devices Low level Jtag scan chain conﬁguration Part Host Prompt ARM11 Dump ﬁlename Part Flash BLOCK, CHIP, Unlock Supported Flash Memories AM29BX8 MIRRORX8, I28BX8 STRATAX8, AT49X8 Or use the Telnet unlock command Tor. In other words, this is the size of one sector in bytes Part Regs Example for a register deﬁnition Entry in the conﬁguration ﬁleRegister deﬁnition ﬁle Target setup Connecting to the targetDebugging with GDB GDB monitor command Breakpoint Handling Target serial I/O via BDI Target DCC I/O via BDI Telnet Interface Command list Dump CP15 Cache Type CRn = 0, opcode2 = CPxx RegistersSome examples CP15 ID register CRn = 0, opcode2 = CP15 Invalidate I cache line CRn = 7, opcode2 = 1, CRm = Multi-Core Support Speciﬁcations BASE-T Environmental notice Declaration of Conformity CE Warranty ﬁrmware can not be loaded TroubleshootingProblem Possible reasons Maintenance Unplug the cables Reinstallation Trademarks All trademarks are property of their respective holders