|
|
|
|
|
|
|
|
|
| Checkpoint | Description |
|
|
|
|
| 29h | 1. Program CPU internal MTRR (P6 & PII) for |
|
|
|
|
|
| memory address. |
|
|
|
|
|
| 2. Initialize the APIC for Pentium class CPU |
|
|
|
|
|
| 3. Program early chipset according to CMOS setup. |
|
|
|
|
|
| Example: onboard IDE controller. |
|
|
|
|
|
| 4. Measure CPU speed. |
|
|
|
|
| 2Ah | Reserved |
|
|
|
|
| 2Bh | Invoke Video BIOS |
|
|
|
|
| 2Ch | Reserved |
|
|
|
|
| 2Dh | 1. Initialize |
|
|
|
|
|
| 2. Put information on screen display, including Award title, |
|
|
|
|
|
| CPU type, CPU speed, full screen logo. |
|
|
|
|
| 2Eh | Reserved |
|
|
|
|
| 2Fh | Rederved |
|
|
|
|
| 30h | Reserved |
|
|
|
|
| 31h | Reserved |
|
|
|
|
| 32h | Reserved |
|
|
|
|
| 33h | Reset keyboard if Early_Reset_KB is defined e.g. Win- |
|
|
|
|
|
| bond 977 series Super I/O chips. See also POST 63h |
|
|
|
|
| 34h | Reserved |
|
|
|
|
| 35h | Test DMA Channel 0 |
|
|
|
|
| 36h | Reserved |
|
|
|
|
| 37h | Test DMA Channel 1 |
|
|
|
|
| 38h | Reserved |
|
|
|
|
| 39h | Test DMA page registers |
|
|
|
|
| 3Ah | Reserved |
|
|
|
|
| 3Bh | Reserved |
|
|
|
|
| 3Ch | Test 8254 |
|
|
|
|
| 3Dh | Reserved |
|
|
|
|
| 3Eh | Test 8259 interrupt mask bits for channel 1 |
|
|
|
|
| 3Fh | Reserved |
|
|
|
|
| 40h | Test 8259 interrupt mask bits for channel 2 |
|
|
|
|
| 41h | Reserved |
|
|
|
|
| 42h | Reserved |
|
|
|
|
| 43h | Test 8259 functionality |
|
|
|
|
| 44h | Reserved |
|
|
|
|
| 45h | Reserved |
|
|
|
|
| 46h | Reserved |
|
|
|
|
| 47h | Initialize EISA slot |
|
|
|
|
| 48h | Reserved |
|
|
|
|
| 49h | 1. Calculate total memory by testing the last double word |
|
|
|
|
|
| of each 64K page. |
|
|
|
|
|
| 2. Program write allocation for AMD K5 CPU. |
|
|
|
|
| 4Ah | Reserved |
|
|
|
|
| 4Bh | Reserved |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Chapter 4 | 65 | |||||
